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One of the major constraints in designing for the space environment is the ability of parts 
to withstand radiation. Radiation hardened (RAD hard) parts are typically reengineered designs of 
commercially available parts, which are adapted to a RAD hard fabrication process. Traditional 
designs are reworked to assure immunity to such radiation effects as latchup and single-event 
upsets (SEUs). The additional engineering and radiation hardened process significantly increases 
cost and time to market. Ongoing research at the Naval Postgraduate School is developing a 
process that should allow off-the-shelf gallium arsenide (GaAs) integrated circuits (IC) designs to 
be fabricated on specially prepared wafers that contain buried, low-temperature grown, GaAs 
buffer layers. The intent of the program is to run these specially prepared wafers through 
commercial GaAs wafer processing lines to create radiation-hardened ICs, without additional IC 
re-engineering and special IC processing steps. 
The goal of this research is to create test hardware capable of testing ICs created using 
low-temperature (LT) GaAs wafers for functionality, as well as immunity to single-event upsets in 
a radiation environment. The original requirement was to test a Vitesse 256 X 4 static random 
access memory (SRAM), but additional requirements to test a Motorola 256 x 16 SRAM and a 
custom SEU detection IC were added. The test hardware is programmable through a RS-232 
serial port and can be configured to read and write any desired data and address patterns for 
devices with up to 80 110 pins. 
Current work in this area is sparse. Oregon State University uses a basic 8051 design for 
teaching microprocessor basics and have developed very good monitor, which is used as part of 
this design. A previous thesis by Chris Mooney[ 1] address interfacing these two SRAMs to a 
satellite test board. The Mooney thesis design is only for these specific ICs and cannot be used 
independent of the satellite. This thesis creates a design that is capable of testing these two 
SRAMs, as well as a multitude ofiCs, in a radiated environment. 
B. THESIS ORGANIZATION 
The goal of this thesis is to document the design, construction, testing, and programming 
of hardware that is capable of testing ICs in a radiation environment. To this end, the following 
organization will be followed. Chapter II will present an overview of the L T GaAs program, as 
well as a brief overview of radiation effects. Chapter III discusses the various components selected 
and their basic operation. Chapter IV will provide a detailed discussion of the design and operation 
of the test hardware. Chapter V discusses the software itivolved to run the hardware, as well as the 
code for specific tests. Chapter VI presents conclusions, as well as potential future improvements 
and enhancements. 
2 
II. THE LOW TEMPERATURE GALLIUM ARSENIDE RESEARCH 
PROGRAM 
A. OVERVIEW 
One of the most significant costs in developing systems to operate in the space 
environment is that of radiation hardening electronic components. These RAD hard ICs are 
specially engineered to a set of design rules that apply to a specific fabrication process. As a result 
of this additional engineering, special fabrication processes, and relatively low demand, RAD hard 
devices are typically 100 times more expensive that their commercial counterparts. 
Some of the radiation effects of digital ICs include device degradation, latchup, and single 
event upsets. Degradation is caused by both the depositing of charge within the device and actual 
crystal lattice damage. Both will cause the device specifications to change and may eventually 
result in total failure. Latchup is a condition where a temporary short from power to ground is 
caused by the interaction between a transistor, a charged particle, and parasitic circuitry on the IC. 
If this does not destroy the device or power supply, the circuit may be powered down and restarted. 
A single-event upset is a condition where a particle passes through a transistor or memory element 
and causes the associated bit to flip, producing a data error. After this temporary data upset, the 
device will continue to function norrnally.[2] 
To mitigate the effects of radiation, a number of technologies have been developed for 
complementary metal oxide silicon (CMOS) ICs which require the reengineering of commercial 
parts, as mentioned above. For high-speed applications gallium arsenide (GaAs) circuits have 
proven to be superior to emitter coupled logic (ECL) and bipolar complementary metal oxide 
silicon (BiCMOS) in resistance to degradation and latchup. However GaAs SEU rates are four to 
seven times greater than most Department of Defense (DoD) requirements. A great deal of 
research has been conducted at the Naval Postgraduate School and elsewhere to find a method of 
improving the SEU characteristics of GaAs. One such research effort is called Low Temperature 
Gallium Arsenide (LT GaAs ), where a buffer layer of gallium arsenide is grown at low 
temperatures, around 200° C, as opposed to the 600°C that is typically used for gallium arsenide 
processes. It has been shown that this low-temperature buffer layer eliminates SEU effects in 
GaAs ICs. If successful, this process will allow specially prepared wafers to be run through 
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traditional GaAs processing steps with commercially developed mask sets. This will significantly 
reduce the cost of developing high-speed, low-power circuits for space-based applications. [3] 
To this end, some LT GaAs wafers were run through commercial processes at both Vitesse 
and Motorola. Vitesse produced a 256 X 4 SRAM and Motorola produced a 256 X 16 SRAM, 
both with existing commercial mask sets. These two memories need to be tested for both 
functionality and resistance to single-event upsets. To this end, the design of a board capable of 
performing such tests is examined in this thesis. The following two sections detail the electrical 
characteristics and pin-outs of the L T GaAs chips to be tested. 
B. VITESSE 256 X 4 SRAM 
The Vitesse SRAM was produced with their commercial mask set and was packaged in a 
28-pin dual flat pack. This SRAM operates in the 10 ns range and has separate data inputs and 
outputs. The overall interface includes 8 address, 4 data in, 4 data out, read, write, and two chip 
select pins, one active high and one active low. Vitesse no longer produces this SRAM as an off-
the-shelf part and a third party package was needed to package the die, which is the reason for the 
somewhat unconventional pin-out of the package. Figure 1 shows the package pin out diagram of 










































Figure 1: Vitesse 256 X 4 SRAM 















This SRAM mask set is part of a library for digital signal processing (DSP) IC 
development and does not have off-chip drivers, therefore requiring additional support circuitry. 
Input and output voltage levels are 0 and 0.9 to 2.0 volts. Thus, voltage reduction is required for 
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the inputs and amplification for the outputs. The voltage reduction can be accomplished using two 
diodes with a resistor, and the amplification can be performed with high-speed comparators. This 
interface circuitry is being developed by another student at the Naval Postgraduate School. 
The interface of the chip, which drives the test setup on this board, consists of 8 address, 
16 data in, 16 data out, write enable, and clock lines. There are also multiple power and ground 
connections for the clock buffers, output drivers, and memory elements. The manufacture's data 
sheet states that the address and write enable lines should be changed during clock low. On a clock 
high, the address is decoded and data is written if the write line is enabled, or read if the write line 
is low. 
This chip is mounted in a 68-pin leaded chip carrier, again a third party package as this is 



















'<!".., N 0 0 00 1"- \0 nc 















Vdd ~ ~ ~ ~ 8 0 N ...., '<t g ~ ~ 0 0 8 8 0 Q = Q Q 
Figure 2: Motorola 256 X 16 SRAM 
6 
0 5 ~ § = 



































III. COMPONENT SUMMARY 
A. OVERVIEW 
The intent of this project was to design and build test hardware that would allow functional 
and radiation testing of a Vitesse 256 X 4 SRAM fabricated with the LT GaAs process. The test 
fixture is required to be portable and capable of interfacing to a laptop computer via a RS-232 
serial port. The original considerations for. designs were as follows: 
RS-232 controlled logic 
Microprocessor Based Design 
Microcontroller Based Design 
Using a single, RS-232 1/0 port design would have required a number of registers to 
control the experiment. For the Vitesse chip, which is a 256x4 SRAM, two 8-bit registers would 
have been needed to control chip inputs (8 bits for address, 4 bits for data, and 4 bits for control 
signals CSI, CS2, Write Enable, and Output Enable), and a 4-bit register would have been 
required for reading data out. This design, although relatively simple, is very limited and only 
allows for testing of this specific chip. Furthermore, addressing all the registers would require 
additional hardware and operation would be very slow. To test a more complex chip, other 
circuitry must be added, and the software correspondingly changed. Ultimately, this design 
methodology was scrapped due to its limited utility. 
The microprocessor-:-based design was considered, along with the microcontroller-based 
design, and it was determined that a microcontroller was more flexible and capable due to the built-
in features of most microcontrollers, which usually include serial support, on-board ROM, and 
built-in 110. 
Once it was determined that a microcontroller-based design was to be used, the question of 
which microcontroller arose. Since one of the design co11siderations was to have a test fixture that 
could be used in a radiation environment, the choice was narrowed down to 3 or 4 options. 
Ultimately, the United Technologies UT69RH051 was chosen for its compatibility with the 8051 
family of microcontrollers. The 8051 family has a wealth of development tools available, which 
greatly aided in the development of this system. 
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B. SUMMARY OF VLSI COMPONENTS 
Based on the choice of the UT69RH051 as the controller for the design, the following 
components are required. Data sheets for the following components are available in Appendix C. 
The first part number is the RAD hard version and the number in parenthesis is the commercial 
version for each IC. 
1. UT69RH051 Microcontroller (i8051) 
The UT69RH051 is a RAD Hard version of the Intel i8051 series of microcontrollers. 
This is a 40-pin device consisting of four 8-bit ports (ports 0-3), with additional pins for clock 
(XTAL1and XTAL2), address latch enable (ALE), program store enable (PSEN*), external access 
enable (EA *), and reset (RST). Port 0 is a multiplexed port providing both the lower byte of the 
address and the data byte. The ALE line is asserted when the low order address byte is on port 0. 
The PSEN* serves as the read signal for the program memory space, while the EA * is an input 
indicating whether to use internal ROM (not available on the UT69RH051) or an external ROM. 
The XT AL 1 and XT AL2 lines are used to provide timing control. The XT AL 1 input can be used 
alone if an oscillator is used to generate timing, otherwise both XT AL lines are used with a simple 
crystal and capacitor combination. Port 1 may be used for special purpose 110. However, it is 
used here as a basic 8-bit 110 port. Port 2 provides the high-order address byte. Port 3 provides 
for general 110 control to include the read (RD*) and write (WR *) signals to memory and the serial 
transmit (TXD) and receive (RXD) lines to the RS-232 inteiface. 
2. MAX233 
The MAX233 is a multi-channel RS-232 driver/receiver that converts serial data between 
0 and +5 V (TTL) and ±10 V (RS-232). This chip has the added benefit of not requiring any 
additional power supply beyond the +5 V on which the chip and board operate. The only pins of 
interest are Tin, Tout, Rin, and Rout, which are the transmitter and receiver inputs and outputs. 
Other interface pins are tied together per the data sheet. 
3. HS-82C55ARH (82C55) 
The HS-8255ARH is a general-purpose, programmable, 110 device with 24 110 pins 
organized as ports A, B, and C. Ports A and B are 8-bit ports and can each be programmed as 
either byte input or byte output. Port C is divided into two 4-bit 110 groups, each of which can be 
programmed as input or output. The port C lines can be configured to be individually set or reset 
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in output mode, which aids in the simulation of control signals. For interfacing, chip select (CS*), 
write (WR *), read (RD*), two address lines, and 8 data lines (DO-D7) are provided. A RESET pin 
is also provided to allow the 8255 to be Started in a known program state. Lines AO and AI 
specify ports A, B, C, or control-word access. 
4. UT28F64 (AM2764A) 
The UT28F64 is a RAD hard 8Kx8 PROM manufactured by United Technologies. This 
PROM will operate on 5 V and has an access time of 35ns. The interface pins are 13 address lines, 
8 data lines, 3 control lines, power and ground. The three control lines are output enable (OE*), 
which is essentially a read line, chip select (CE*), and a programming line (PE*), which is asserted 
during programming and held high during operation. The 2764 has one additional pin, Vpp (pin 1) 
which is used during programming and is tied high for operation. 
5. UT67164 (61C64) 
This is an 8Kx8 RAD hard SRAM with a 55 ns access time. The UT67164 is also SEU 
hardened but is contained in a 600 mil package, as opposed the standard 300 mil used for standard 
SRAM' s, as well as the 61 C64 used on the prototype board. Interface pins are identical to the 
PROM with the omission of the program lines. 
C. SUMMARY OF MSI COMPONENTS 
1. UT54ACS08 (74HC08) 
The UT54ACS08 is a RAD hard version of a quad 2 input AND gate. 
2. UT54ACS138 (74HC138) 
The UT54ACS 138 is a RAD hard version of a 3-to-8 line decoder with three enable 
inputs, one active high, and 2 active low. When the proper input conditions are met, a single 
output line will go low indicating that it is selected, all other outputs remain high. 
3. UT54ACS245 (74HC245) 
The UT54AC245 is a tri-state octal bus transceiver. It is RAD hard and has an 8-bit A 
bus, an 8-bit B bus, an enable line, and a direction control line. As with the other devices, if the 
enable line is inactive (high), both buses are in the high impedance state. If the enable is asserted, 
data is transmitted from the A to the B side if the direction input is high, otherwise data is sent 
from the B to the A side. 
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4. HCS573MS (74HC573) 
The HS573MS is an octal latch with tri-state outputs and is RAD hard. The 573 has a 
broadside configuration where all inputs are on one side and all outputs are on the other. The 
interface pins· consist of 8 input bits and 8 output bits, as well as an output enable (OE*) and a 
latch enable (LE). When output enable is not asserted (high), the outputs are in the high 
impedance state. When latch enable is high, the latch is transparent. When the latch enable is 
asserted, the input data at that moment is held on the outputs until the latch enable goes high again. 
5. HCS574MS (74HC574) 
The HCS574MS is a RAD hard broadside octal D flip-flop with tri-state outputs. It has 8 
input and 8 output pins, as well as an output enable (OE*) and a clock (CP) pin. On a low-to-high 
transition of the clock line, data on the inputs is stored and available on the outputs until the next 
low-to-high transition (assuming outputs are enabled). 
D. DIGITAL COMPONENT ELECTRICAL REQUIREMENTS 
The majority of electrical components are available in both CMOS and TTL compatible 
versions. For driving external components, HCT (high speed CMOS supporting TTL 110 levels) 
components are used, otherwise HC (high speed CMOS) components are used. Port 0 of the 8051 
is capable of driving 4 TTL loads or a virtually unlimited number of CMOS loads (as the typical 
CMOS load draws an order of magnitude less current than TTL loads). The remainder of the 8051 
ports will sink 3.5mA or source 0.3 rnA, which is mar(! than sufficient to drive 10 CMOS loads. 
The bus transceivers at the outputs of the XX245 will sink and source 12mA, which is sufficient to 
drive virtually any device to be tested. The outputs of the 8255 will sink and source 2mA, which is 
sufficient to drive most control lines. Further interface limitations will be discussed in Chapter V. 







UT54ACS139 -8.0 8.0 
UT54ACS245' -12.0 12.0 
HC573MS -7.2 7.2 
HC574MS -7.2 7.2 
Table 1: Summary Of Component Pin Currents 
E. DISCRETE COMPONENTS 
1. Crystal Oscillator 
A crystal oscillator with a frequency of 7.3728 MHz was used to provide timing input to 
the microcontroller. This seemingly odd frequency aids in ensuring the baud rates on the serial 
port fall within standard ranges such as 4800, 9600, etc. The microcontroller will run on any 
frequency from 2 - 20 MHz. 
2. Capacitors 
a. 10 JlF. 
A 10 J..LF capacitor is used in conjunction with a resistor to generate a time delay 
for the reset line of 8051 and 8255 on power-up. This value is recommended in the data sheets. 
b. lJ.lF 
Four, 1 J..LF capacitors are used with the MAX232 to provide ±1 0 V DC using the 
charge pump circuitry built into the device. These will not be required on the production board as 
the MAX233 will be used, which does not require external capacitors. 
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c. .lJlF 
These capacitors are used for decoupling, that is providing a momentary source of 
current when ICs switch, providing voltage stability. 
3. Resistors 
A 8.2Kn resistor is used in conjunction with a capacitor to provide a time delay for the 
reset line of both the 8051 and the 8255 on power-up. This ensures the board starts in a known 
state, and is recommended on the data sheets. 
F. CONNECTORS 
1. 40 Pin Header 
Four, 40-pin headers are used to provide an interface with the device to be tested. The 
pins are set up in a 2 X 20 grid with 100 mil spacing. 
2. 25-pin sub-D 
A 25-pin, sub-D, male connector is used to interface the board with a standard serial RS-
232 port of a laptop computer. 
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IV. DESIGN ANALYSIS 
A. OVERVIEW 
A detailed description of the universal test platform's design and operation is provided in 
this section. The goal is to provide a stand-alone document that fully explains the wiring and 
operation of each section of the design. 
B. SERIAL INTERFACE 
The first task was to create an interface with the outside world using a RS-232 serial 
interface. The actual serial connection itself was rather easy in that this basic function was built 
into the microcontroller. The key part of this interface was to convert the TIL-level serial signals 
to the RS-232 levels. This could have been accomplished using one of the two major families of 
RS-232 drivers. The first is the 1488/1489 line driver/receiver combination. Both 148X ICs 
require ±12 V, which is not required elsewhere in this design. This choice also requires two IC 
packages, whereas the MAX232/233 family requires only one. 
As this is a relatively simple serial connection, with only a transmit line(TXD) and a 
receive line(RXD), only one line driver and receiver are required. Maxim makes a family of line 
drivers and receivers on the same chip with the added benefit of requiring only a +5 V supply, 
instead of the ±12 V that is typically required of line drivers. This family of chips uses a technique 
called dual charge-pump voltage conversion, which uses capacitors to generate the ±1 0 V required 
for the RS-232 line drivers. The two devices used in this research are the MAX232, which use 
external capacitors, and the MAX233,which has internal capacitors and therefore requires less 
board space. The MAX232 was used on the wire wrapped board, primarily because of its 
availability early in the design process. For the production board, the MAX233 is used. 
1. MAX232 
The MAX232 requires four external 1 j.LF capacitors, as well as power and ground for 
support circuitry. The functional portion of the MAX232 contains two line drivers and two line 
receivers, of which one each is used. The wiring diagram for the MAX232 is shown in Figure 3. 
13 
TO 25 PIN SUB D PIN 3 
TO 8057 RECEIVE PIN (RXD) 
TO 25 PIN SUB D PIN 2 
TO 8051 TRANSMIT PIN (TXD) 
C1+ Vee 
1uF M GND 
A T1out 
1uF X Rlin 
2 R1out 
3 T1in T2in 
2 R2out 
Figure 3: MAX232 
2. MAX233 
The MAX233 is an improvement upon the MAX232 in that it requires only +5 V and 
ground, with no external capacitor requirement. It also contains two line drivers and two line 
receivers and is wired as shown in Figure 4. 
TO 25 PIN SUB D PIN 3 
TO 25 PIN SUB D PIN 2 
TO 8051 TRANSMIT PIN (TXD) 









Figure 4: MAX233 
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3. Serial connector 
The output of the line driver and the input of the line receiver are wired to a standard, 
male, 25-pin, sub-D connector, as shown below in Figure 5. The line driver output is connected to 
pin 3 of the connector (received data for DTE in the RS-232 standard), and the line receiver is 















2 Transmit Data 
3 Receive Data 
7 Signal Ground 
Figure 5: RS-232 Connector (minimal) 
4. Overall Serial Subsystem 
The input of the line driver is connected to the serial transmit (TXD) line of the 
microcontroller and the line receiver output is connected to the serial receive (RXD) line of the 
microcontroller. The MAX23X receive data in (Rin) and transmit data out (Tout) are vvired in 
accordance with the RS-232 standard, as shown above. The complete communications subsystem 
is shown in Figure 6. 
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2 Transmit Data 







































The timing generation for this system can use one of two methods, depending upon what 
the desired timing source is. The two choices are to use a crystal or a RIC oscillator. The 
difference is accuracy versus complexity and both have been used in developing the prototype 
board. The RIC oscillator was .dismissed because it is not stable enough for serial-line baud-rate 
generation. When the RIC oscillator is used, the output is wired to pin 19 (XTAL1) ofthe 
microcontroller. 
When a crystal is used, two additional capacitors are required, providing parallel 
resonance for the fundamental response mode of the crystal. When this configuration is used, the 
crystal is wired to pins 18 and 19 (XT AL2 and XT ALI) of the microcontroller and both pins are 
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grounded through capacitors, as shown in Figure 7. This method was chosen because of its 





















Figure 7: Timing Subsystem 
D. MEMORY INTERFACE 
1. Overview 
The memory subsystem is also relatively straight forward, the most difficult part of which 
is latching the low order address-byte so it is available while the data-byte is on the output port. 
The memory space is divided into eight, 8K blocks within the 64K memory space. The basic 
memory layout is shown in Table 2. 
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OOOOH-1FFFH ROM SPACE 
2000H-3FFFH RAM 1 SPACE 
4000-5FFFH RAM 2 SPACE (PRODUCTION BOARD) 
6000-7FFFH BOARD CONTROL SPACE 
8000-9FFFH TEST SPACE 1 
AOOO-BFFFH TEST SPACE2 
COOO-DFFFH TEST SPACE3 
EOOO-FFFFH TESTSPACE4 
Table 2: Memory Map 
2. XX573 
Port 0 of the 8051 is multiplexed and used for both the low-order address byte and the data 
byte to be written or read. Therefore, the address byte must be stored and held for use during the 
memory access cycle. This is accomplished easily with either a XX373 or XX573 latch. The 
X:X573 was chosen for its broadside configuration, where all input pins are on one side of the 
package and all output pins are on the opposite side of the package. This makes it easier for both 
wire wrapping and printed circuit board production, where it is desirable to keep trace and wire 
lengths to a minimum. 
The support pins on this chip are straight forward: power, ground, output enable (OE*), 
and latch enable (LE*). The output enable was wired low, allowing the address to always be 
available after latching. The latch enable line is wired to the address latch eftable (ALE*) line of 
the microcontroller, an obvious choice. 
3. XX138 
The XX138 is used to partition the 64K address space into eight, 8K blocks. The support 
pins are: power, ground, and 3 enable lines. In this design, all enable lines are asserted, allowing 
the selected partition to be active as long as the upper three address bits indicate that partition. 
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4. xxos 
The XX:08 is used to combine the program store enable (PSEN*) and read (RD*) lines. 
This is a recommendation in many application notes [4,5] and allows the RAM to be used as both 
program and data memory. This facilitates the downloading of code into the RAM, which can then 
be run as a program. This eliminates the need to program a PROM every time a change is made in 
a program and allows for easy code modification with a simple monitor program. The complete 






Pl.l AI 7 Pl.2 Bl 
Pl.3 Yl 4 
Pl.4 A2 0 Y4 Pl.5 I B2 B3 
Pl.6 8 8 A3 PI.7 Y3 




INTO* 5 INTI* DO 7 
TO 1 DI QI 4 D2 
Al3 
AI2 
D3 5 Q3 
All 
D4 Q4 
AIO 7 Q5 






c CS 2000H 
_j_ G2A* 1 Y2* CS 4000H 
G2B* Y3* CS6000H 
3 Y4* CS 8000H 
8 Y5* CSAOOOH 
Y6* CS COOOH 
CSEOOOH 
Figure 8: Memory Interface 
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E. MEMORY 
1. PROM (UT28F64) 
The PROM interface is very straight forward. The data lines are wired directly to port 0 
of the microcontroller. The low-order byte of the address is latched by the XX573, therefore 
address lines 0-7 are wired to the latch. The 5 high-order address bits are wired to the 
microcontroller address lines on port 2. The remaining pins to be interfaced are the chip select 
(CS*), read (RD*), program (PGM), and program voltage (Vpp) lines. The PROM is designed to 
occupy the first 8K partition of the memory space and is therefore wired to the YO output of the 
XX 13 8. The read line could be wired to either the read (RD*) line of the microcontroller or to the 
output of the XX08. Here, the output of the XX08 was chosen to minimize the lines wired directly 
to the microcontroller. The program and program voltage lines are wired high, as this design does 
not provide for programming the PROM. The PROM interface is shown in Figure 9. 
2. SRAM (UT67164) 
The SRAM interface is very similar to that of the PROM. The four support pins are the 
read (RD*), write (WR *), chip select 1 (CS 1 *), and chip select2 (CS2) lines. The write line is 
wired directly to the microcontroller and the read line is wired to the X:X08 to allow the SRAM to 
act as both program and data memory space. The chip select 1 line is wired to the Y1 output to 
configure the SRAM as the second 8K partition. The chip select 2 line is not needed and is, 
therefore, wired high to allow only the chip select 1 lin~ to activate the SRAM. The address and 
data lines are wired the same as for the PROM. Only one 8K SRAM is implemented on the 
prototype board. The basic interface is shown in Figure 9. 
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NC NC 
WR* Al2 Al2 
A7 u A7 u 
A6 T A6 T 
PSEN*ARD* A5 A5 












Figure 9: Memory Subsystem 
F. PERIPHERAL INTERFACE 
11ris section provides for additional I/0 to interface with the device to be tested. Table 3 
shows the memory map of the peripheral interface control space. 
! 6000-6003H 8255 # 1 
r6oo·7~6oo7ii····································· ··825·5··#2·································· 
~;~:: ==~::J;~{~;~-;;_::: I 6014H LATCHED BYTE 1 
1 ... ~~-~-~~ .................................................. ·--~~~~-~~--~-~=-=······ I 601 CH LATCHED BYTE 3 
Table 3: Peripheral Memory Map 
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1. XX138 
The XX138 is used to further subdivide the lower 32 bits of memory partition 3 (6000H-
7FFFH) into 4-bit units. This is done to keep all the control board control functions within 
partition 3, allowing a 32K memory space for the device under test. The control inputs to this 
device are three address lines and three enable lines. The address lines are wired to address bits 2 
to 4 of the XX573 latch, creating eight, 4-bit blocks. These blocks repeat every 32 addresses 
within memory partition 3 (6000H-7FFFH). The additional circuitry required to fully decode this 
address space is not implemented in this design. 
2. 8255 
The 8255 interface methodology is similar to that of a simple RAM. There is an 8-bit data 
bus and a 2-bit address bus along with read (RD*), write (WR*), chip select (CS*), and reset 
(RESET) lines. The data byte is wired to the microcontroller data bus, while the two address lines 
are wired to the lowest 2 bits on the memory-interface XX573 latch. The read, write and reset 
lines are all wired directly to their counterparts on the microcontroller. The remaining line to be 
interfaced is the chip select, which is controlled by the output of the XX 13 8 that selects which 
8255 is to be addressed. The first four outputs ofthe XX138 (YO-Y3) select one of the four 8255s 
on the production board, or one of the two 8522s on the wire-wrapped board. The 8255s I/0 
interface has a total of 24 bits, which is arranged as three 8-bit ports. The address pins(AO,Al) 
select between ports A, B, C, and the control word. The three I/0 ports are wired to the 40-pin 
connectors, allowing for control of the device to be tested. The 8255 interface is show in Figure 
10. 
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PORTA BUS PCO 





4 PAO A2 
RD* 2 PORTA 
CS* 8 4 GND 
Al 2 5 
AO 5 PC7 
PC6 5 T080 PC2 
PC5 DIR 












cs 8255 #1 
4 . PC7 c 
G2A* 1 
_L G2B* 
G1 3 CS BYTE LATCH 1 
Y7* 8 CS BYTE LATCH 2 
GND Y6* CS BYTE LATCH 3 
CS BYTE LATCH 4 
Figure 10: 8255 Interface 
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G. LATCHING I READING 32 BITS 
To allow this device to test other ICs with data buses wider than 8 bits, a technique had to 
be developed to allow an eight-bit microcontroller to read multiple bytes. The method used here 
latches up to 32 bits of data, then reads the values a byte at a time from the control space. 
1. XX574 
The purpose of the XX574 used here is two fold, it allows for latching the data as well as 
acting as a tri-state buffer. The XX574 flip-flop was chosen because storage is desired on 
transitions, not simply on levels, as with the XX573 latch. The control lines of the XX574 consist 
of an output enable (OE*) and a clock input (CLK). When the CLK signal transitions from low to 
high, the data on the inputs is stored in the flip flops. The logic to control the clock line is 
discussed below. When a control space read is initiated, the output enable is activated and the 
stored data appears on the data bus. 
2. XX08 
The :XX08 provides the input clock to the flip-flops when a specific set of circumstances is 
present, mainly when Al5 is high and the read line transitions from low to high. 
A 7 
B 4 c 
G2A* 1 
I G2B* 3 G1 
Y3* 
OE* 








w·---------1 CLOCK SIGNAL 
Al5;....._ ______ -l 
Figure 11: Byte Latch Circuitry 
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3. Word latch 
To read 32 bits, all data bits of the device under test are stored at one time and are then 
read a byte at a time as part of the control space. A read from the test data space (upper 32K) will 
cause 32 bits of data to be clocked into the XX574s (16 bits on the prototype board). These bytes 
can then be read as part of the control space at addresses 601 OH, 60 14H, 60 18H, and 601 CH, as 
determined by the XX 13 8 described in the peripheral interface section. 
H. RESET 
The reset circuitry is relatively straight forward, a switch with a capacitor and resistor to 
· provide an appropriate delay, as specified in the applications notes. A diagram of this circuit is 
























Figure 12: Reset Circuit 
26 
I. EXTERNAL CONNECTORS 
1. RS-232 
The connection to the outside world is through a 25-pin, sub-D, male connector, which is 
compatible with most standard computer serial interfaces. There are only three pins used, thus the 
protocol is fairly simple. Pin 7 is used for signal ground and pins 2 and 3 are used for transmit 
data and receive data, respectively. 
2. Test Interface 
The external connectors are 40-pin dip headers which are broken down by functionality. 
Connector 1 is the microcontroller bus interface. Connectors 2 and 3 each contain 16 bits of 
programmable 1/0 and a 16-bit latch capability, as well as 4 control bits. Connector 4 provides 32 
bits of programmable 1/0 and some additional bit control lines. 
a. connector 1 
Connector 1 contains all the necessary lines to connect a device with an address 
space of up to 32Kb and an 8-bit data word. Also provided are 8 bits that can be programmed as 
an input or output byte. The specific signals include 16 address bits, 8 data bits, 8 1/0 bits, and 4 
chip selects, along with read, write, power and ground. Table 4 shows the specific pin 
arrangements. This connector is fully implemented on the prototype board. All signals use TIL 
levels and will drive TTL loads. 
b. connector 2 
Connector 2 contains two bytes that may be configured as either input or output, 
as well as two bytes capable of being latched by the control board. Also provided is a group of 4 
bits that can be individually set and cleared, or serve as a 4-bit 1/0 port. The details are shown in 
Table 5 and are fully implemented on the prototype board. 
c. connector 3 
Connector 3 is designed to be implemented on the production board and is not on 
the prototype board. These signals are similar to what is provided on connector 2 and makes it 
possible to test a 32-bit memory device. The details are shown in Table 6. 
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Table 4: Connector 1 
1 1 1 8255 #1 PORT A 110 0 l 21 l TIS DATA IN 0 1 
~oooooo•o•••••••••Y•••n•••••••••••••••••••n•••••••••••••••••••••••••••••••••••••:u .. uoooo .. uu .. :oooooooooooooooooooooooo•ooo .. ooou•ooonoooooo•o( 
1 2 1 110 1 1 22 i T/S ~ATA IN 1 1 
3 l 1102 i 23 i T/SDATAIN2 l 
~--··········-~--L.. ............................................. ..¥.9.} .. j ........... ?.±). .......... .!!.§.P..~I.~ .. ~ .. L 
i 5 i 110 4 i 25 i T/S DATA IN 4 i 
r············6--r·················································v6·s·T·········26"T··········T"is.oA::rA:-fri"s···l 
. 1i 11061 27l T/SDATAIN6i 
t.·.·_·_·_·_·_·:.·Jj·_·_·_·:.·.·_·_·_·_·_~i"j_~----~-~--.-~Q~f_~·-·.·.t.§.-_·§.·_·J-.·.·.·.·.~·-·_·_·_i§.·J::.·.·_·_·_·_·_·_·_·_ii~.--~-~i.~.--~---;.-j 
I ~~ : ~g ~ : ~~ : T~~s~~:A:~~ : 
f.-.----~---_·_·_·_-_g-_-.\.:·_·_·_·_·_·_·_·_·_·_·_·_·_·_·_·_·_·_·_~---_-_·_~---_-_·_~---_-_·_·_·_·_·_·_·_~---_~---_·_·_~~§.·_~_-_J_·_·_·_·_·_·_·_·_JlJ.·.·_·_·_·_~-.-J~.~-~~AtA.·.~--H-J 
1 14j 11051 341 T/SDATAIN13i 
15 j 11061 35 l T/SDATAIN 14 i 
F llt==iijj~i~Qii~~it~l~f: ==~~~~~~~~~ 
19l II06i 391 l 
L. ....... }.Q .. L ................................................. Y.9..?. .. L ......... ~9. . .L .............................................. ! 
Table 5: Connector 2 
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d connedor 4 
Connector 4 is designed to be implemented on the production board and is not on 
the prototype board. These signals provide additional 110 lines that may be used to drive a 32-bit 
address bus on larger devices being tested. Details are shown in Table 7. 
J. TIMINGANALYSIS 
The overall timing of components for this design is straight forward, as all timing is 
synchronous. Analyzing the memory timing constrains of the 8051 shows that time from a read 
low to data valid must be within the limits of Equation 4 .1. 
1RLDV = 5tcLCL- 165ns Equation 4.1 
Here tcr.cL is the clock period low transition to low transition. Operating the 8051 at a 
maximum clock rate of 20MHz, tcLCL is SOns and tRLDV is 85 ns. For the read and write pulse 
widths, Equations 4.2 and 4.3 apply. 
tRLRH = 6tcLCL - 1 OOns Equation 4.2 
1WLWH = 6tcLCL - 1 OOns Equation 4.3 
The pulse widths for the read and write signals are 200 ns when the 8051 is operating at 
20MHz. When operation is slowed down to 7.3728, the tcr.CL drops to 136 ns, yielding a tRLnv of 
513ns and a read/write pulse width of716 ns. The RAD hard memory components have access 
times of 35 ns or less, allowing operation of this design at the 8051 maximum data rate. 
The 8255 requires a read pulse width of 250 ns and has a 200 ns maximum requirement 
for data valid from read asserted. On writes, the 8255 requires only 100 ns, which falls well within 
the maximum speed of this design. Taking these 8255 read and write constraints into 
consideration, if only output functions are being utilized, a 20MHz clock may be used. However, 
if input from the 8255 is desired, the speed must be slowed down to 17 MHz. 
29 
-~~--~~-----~·::.1-.t.·.·-~~---_-_·_·_·_·_~~~--~-~--~~----~~~=~---=----~~--.i_·_·_ --~---_-_-_-_-_·_·_·i~_-j-_·_·_·_·_~~---.Jl..$.~--~~f.A.J~.J~.~--
3! . I/02 23! T/SDATAIN 19 
4! I/03 24j T/SDATAIN20 
............. :?. .. l .................................................. .¥.9. .. ~--- ......... }?. .. l .......... !.!.§.PA!A .. ~~-?:~---
············-~---l .................................................. ¥.9 .. ?. ............. f.§...l. ......... !!.§.P~.!A.~ .. f..~ .. 
7! I/06 27! T/SDATAIN23 
8 j I/07 28! T/SDATAIN24 
16 j I/0 7 36 ! .TIS DATA IN 32 
20 ! I/0 7 40 l 
Table 6: Connect9r 3 
· · ·RJN , . ... .. . ·=· :~· ,: .. , .. f::m'N~T:f0N ..-... : .. RlN : · .· .. :: ... :. · · · : · .... : .. ·.R"~8.rnxt:nrt · 
. . . . . . . : . ·:.·· ~ ~ ~ . . . . . . . :···: ,• .... •,, .. ~. -~ V.: .· : 
I············-}·I············~?:?..?. .. ~~.}~Qg! __ ~-ff6··i··t·········-i-l·t··········-~~-?.?. .. t!.~.-~9.~!.A.X6·i···l 
. 3 i . I/0 2 l 23 i I/0 2 i 
~=~tt : :: = = :::::::f§~}l: ~tt: ~~=~ ::::~~ :~=t§l~ 
7 j I/0 6 ! 27 ! I/0 6 j 
t.·_-_-_-_-_-_-_-_·_·_·_·t.t.·.~---_-_-_-_-_-_-_·~-~~-~-~#-~·--r..Q~jj~_-_-_-t§_·_~_-.-l-_·_·_-_-_-.-_-_j_~_-j-_-_·_·:::_-_-_-_·_~~-~-~--·#.:!.-i9..~±--.~-:.·.t.K§.·.-.i 
! 10 ! 110 I ! 30 ! I/0 1 ! 
. 11 i I/0 2 l 31 l -11<:>21 
. 12 l I/0 3 ! 32 ! I/0 3 ! 
r_·_·_·_·_·_·_~-I~---_T.-.~~---_-_-_-_-_-_·:_·_·_~---_-_·_~---_-_-_-_-_·_·_·_·_·_·_·_·_·_·_·_~---_·_·_·_·.·_·_~---_¥.~x.-if.-_r_·_·_~---_-_-_-_·_~-~----_r::_·_·_·_·_·_·_·_·_·_·_·_~~---_-_·_·_~---_-_·:_·_·_·_·_-_·_·_~---_-_-_-_-_-_-_-_·_·_·_·_-.xt.9.-TJ 
! 14 l I/0 5 l 34 l I/0 5 l 
15 l I/0 6 ! 35 ! I/0 6 i 
L~~~:3i:-.t~~~~~~~~~~~j~~~~#.~~~~9~i.:·.¢.~~t§.iJ:~~~~~~~~itL:~~--:·.:::~.?.~-~::~{~9~t<.t.§.Jj 
l 18 l I/0 5 ! 38 ! 1/0 5 l 
. 19 i I/0 6 l 39 i I/0 6 i 
L ......... ~Q .. .L ............................................... YQ .. ?. .. L ........ ~.Q .. L .............................................. .¥.9.! . .1 
Table 7: Connector 4 
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K. COMPLETE DESIGN DIAGRAM 
Figure 13 shows the complete layout of this board design. Decoupling capacitors are 
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Figure 13: Complete Circuit Diagram 
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V. PROGRAMMING 
A. OVERVIEW 
In order to use the test hardware to test IC devices, a test program must be written, the 
board configured, and a test fixture created. This chapter will deal with all of these requirements, 
as well as describing some of the specific tests that the hardware will run. 
B. BOARD CONFIGURATION 
This process consists of determining which parts of the board are to be utilized and then 
writing a configuration routine to set up the appropriate parameters. This initialization may be run 
separately or incorporated as part of the actual test program. The simplest initialization program 
is actually no program at all. When the board is initialized, the 8255 ports are configured as inputs 
and the 8051 bus is fully accessible. Any simple memory device with 8 data bits and up to 32K of 
address space can be connected directly to the microcontroller bus (available on connector 1) with 
no additional setup requirements. 
The 8255 will operate in one of three basic modes, byte input, byte output, and bit-set 
mode. As mentioned before, for byte input mode, the data simply needs to be read from the 
appropriate address, as shown below in Table 8. 
6000H i PORT A 8255 #1 i 600AH l PORT C 8255 #3 i 
···6oo"iii·····················t··i>oR:f"Ii.s255.iil·······························t··6ooi3ii···················t···s2"55 .. #3".coN1RoL"·woiill·······j 
6002H i PORT C 8255 #1 i 600CH ~ PORT A S255_#4 _____ 1 
··6oo3ii·····················r··s2s·s··#icoN1Roi:·waw·····r6oonH···················!··:poRT·s··s2s·s··#4····························· .. 1 
6004H i PORT A 8255 #2 i 600EH i PORT C 8255 #4 i 
···6oo.5ii·····················"f""i>oR::r·13·s2"5s.#i"·····························t"6oom····················t···si55.#4 .. co~~~-·woRri==J 
6006H 1 PORT C 8255 #2 i 6010H 1 LATCHED BYTE 0 i 
··6oo7ii······················l····s255 .. #2"coNrn:ai:·waiill·····r6oi4ii····················I··i:Aiclffin··sm·i ......................... , 
6008H l PORT A 8255 #3 l 6018H l LATCHED BYTE 2 
~~9ii~===~~~··t··i>oif·~~~~~55.#3~~~==~~~~~~==~~~~~t~~2~~~==~~~~~~J"iA!_~~~-~~!~~~~~=~~~~~~~~~=J 
Table 8: Memory Map 
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To set up the 110 mode, the appropriate byte must be written to the 8255 control word. 
The most common 110 type, mode 0, performs basic byte input and output. The layout of the 
control word is shown in Figure 14. To set up port A as output, bit 7 must be set, bits 5 and 6 
need to be 00 for Mode 0, and bit 4 needs to be 0 for output. Hence, to set up the #I 8255 port A 
for output mode, write IOOOx:xxxB (here xis don't care, and B is binary) to address 6003H. Then, 
it is simply a matter of writing the data byte that is to be put on port A to address 6000H. Port C 
is broken into an upper half and a lower half and each half can be independently set for input or 
output. To set up the lower half of port C for output, control bit 7 must be set, bit 2 should be 
cleared, and bit 0 should be cleared. Hence, a control word of lxxxxOxOB should be written to the 
control register. Of course, it should be noted that if ports A and C are to both be used, the 
control words must be combined yielding a control word of 1 OOOxOxOB. 
GROUPE 








I =MODE I 
GROUP A 








MODE SET FLAG OI =MODE I 
Ix=MODE2 
I =ACTIVE 
Figure 14: 8255 Control Word 
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C. ENABLING TRANCEIVERS 
Once the modes of the 8255 ports are configured, the bus transceivers must be enabled and 
configured for the proper directions. Table ·9 shows which bits of the upper C port control which 
transceiver functions 
bit 7 Port A direction ( 0 = input, 1 = output 
bit 6 Port A enable ( 0 = enabled) 
bit 5 Port B direction (0 =input, l=output) 
bit 4 Port B enable ( 0 = enabled) 
Table 9: Transceiver Enables 
To set up Port A as output, bit 7 must be set and bit 6 must be cleared, yielding a control 
word of IOxxxxxx. To set up Port Bas input, bits 4 and 5 must be cleared. The combined control 
word for output on Port A and input on Port B is lOOOxxxxB. It should be noted the lower half of 
Port C is available as a 4-bit input or output port. 
D. PROGRAMMING 
In order to actually perform tests, a program must be written. This program is written in 
8051 assembly language and. must be debugged, compiled, and loaded as with any assembly 
language program. The assembler used for this work is a shareware version called A51. Once the 
program is written, it must be loaded onto the test board by either RAM download or PROM 
program. The actual 'operating system' of this board is a monitor program called PAULMON, 
which was developed at Oregon State University. On top ofthis monitor is a front-end that will 
run any of the test routines written as part of this research, as well as provide instruction on how to 
download additional programs. The monitor occupies address space from OOOOH-OFFFH in its 
basic form and occupies through IFFFH if disassembler and debugger options are used. The 
monitor provides functions for serial 1/0 as well as memory editing, program do"\\'nloading, and 
memory dumping. A listing of built-in functions is shown in Appendix A. 
The easiest way to load a program is to download it via the RS-232 serial port and then 
run it from the monitor. For this method, address 2000H starts the RAM area. A complete 
description of the process is detailed below in the Vitesse section. 
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E. TEST DEVICE INTERFACE 
Once the board is set up and the program is functioning, the device to be tested must be 
interfaced with the board. For each device to be tested, a separate test fixture must be built to 
interface with' the test hardware connectors. For most applications, two, 40-conductor ribbon 
cables will carry the signals to the test fixture of the device under tested. Typically, only a socket 
and two 40-pin headers are required. This method was chosen for maximum flexibility, as there 
are so many package types and many different power configurations per package. 
F. VITESSE 
The setup for the Vitesse SRAM is very simple. It must be connected to the 
microcontroller bus, therefore requiring only connector 1. The layout of the IC is 8 address lines, 4 
data in lines, 4 data out lines, and the usual read, write, and chip-select lines. Only the active-low 
enable line is used, therefore the active-high chip select line is tied high. The address lines are 
wired to the address 0-7 lines on connector 1, along with the read, write, and one of the chip-select 
lines (the 8000H line was used here). The only remaining lines are the data lines, of which it was 
decided to wire the inputs to data 0-3 and the outputs to data 4-7. 
The program is relatively straight forward, simply write a fixed value to addresses 8000H-
80FFH and then read the values back. The only small glitch in this procedure is that the data read 
must be ANDed with FOH before a comparison is made. The assembly language follows: 
; Written by Duane Amsler as part of masters thesis 
; the following program writes a value of 55H to memory locations 8000H-80FFH and then 
; reads back the data in those locations. The read data is then masked with FOH to disregard 
; the lower 4 bits, as this program is designed to test a 4-bit memory device 
; initial assignments to allow output of memory locations and ASCII data 
.equ Cout, Ox0030 ;Send Ace to serial port 
.equ pHexl6, Ox0036 ;Print Hex value ofDPTR 
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.ORGH'2000 
mov dptr, #h'3000 
mov a,h'55 






read: mov dptr,#h'8000 














; start this program within the RAM space at 2000H 
; set up test address to start at 8000H 
: us a value of 55H (01 010 101B) as a test pattern 
; move accumulator to memory at data pointer (dptr) 
; increment the data pointer 
; move the lower half of the data pointer to register 7 
; if the data pointer lower byte is not 0, continue 
; return 
; start this program within the RAM space at 21 OOH 
; start reading data from address 8000H 
; load the data at data pointer to the accumulator 
; mask out the lower 4 bits 
; if the value is x5, continue, else jump to error 
; increment the data pointer 
;move the lower data pointer byte to register 7 
; if lower data pointer is 00 exit, else continue 
; return to the calling program 
: if error, call cout (will print the accumulator value, 
: which will not be x5H if error was called) 
; load accumulator with ASCII value for space 
; output the space in the accumulator 
; output the value of the data pointer ( the location where 
; the error occurred 
; move 55 into the accumulator 
; store 55 in the location where the error occurred 
; jump back to the check loop 
The above program was tested in RAM at location 3000H. The first routine was run from 
the monitor and then values written were verified by a memory dump. After the correct data was 
verified, a memory location was edited to a different value and the second routine was run. The 




A. DESIGN CONCLUSIONS 
The overall design of the test hardware was fairly straight forward, although designing to 
test up to a 32-bit device with an 8-bit microcontroller was rather challenging. The basic memory 
layout is widely used in applications notes and required some modification. The latching and 
shifting circuitry is original and may not be the most optimal solution, which will allow for future 
scrutiny and possible optimization of this work. It may be possible to program the 8255s to latch 
and hold. However, this will require additional configuration lines, which may be implemented as 
DIP switches, outputs from the 8051, or 8255 outputs. 
B. BOARDFABRICATION 
The board design is laid out in the CADENCE design tool CONCEPT, and can be 
converted into a GERBER file for fabrication. This will provide a reliable board that is much 
more elegant than the prototype board that was wire-wrapped. 
C. COMPONENT COST 
The RAD hard parts are very expensive and will require a fair amount of funding to 
purchase. The United Technologies VLSI parts range from $1500-$1900, while their commercial 
counterparts range from $3-$20. The United Technologies MSI RAD hard logic devices are all 
$166, as opposed to the commercial MSI component costs ofless than a dollar. 
D. PROGRAMMING & TESTING 
The initial attempt to test a Vitesse SRAM caused the microcontroller bus to fail. This 
may be the result of heavy loading of the bus by the part, or a faulty part. The next test will be to 
isolate the SRAM from the microcontroller bus and perform the tests under manual control of the 
8255s. This will require the control lines be simulated with the bit set and clear capabilities of port 
C ofthe 8255. This work is ongoing. 
E. FOLLOW-ON WORK 
There are a few areas that may allow significant follow-on work. The most obvious is 
actually testing the L T GaAs experimental chips, as well as this board, in a radiation environment. 
39 
1. Produce Professional PC Board 
To improve upon system reliability and robustness, a commercially-produced PC board 
should be considered to both increase capabilities to 32 bits, as well as provide an aesthetically 
pleasing package for transport to radiation test sites. 
2. Use RAD Hard components 
The intent of this design was to create a unit capable of testing ICs in a radiation 
environment. In its current configuration (with commercial parts), lead bricks must be set up 
around this board to shield it from radiation. This method will work, but is far from the optimal 
solution. 
3. ECC on Serial Link 
The serial link currently uses a MAX233, which has no RAD hard counterparts. The 
1488/1489 family also has no RAD hard counterpart. Because of this, some sort of error 
correcting code should be used on the RS-232 serial link. This will ensure proper data is obtained 
on tests. Something simple, such as a parity bit, possibly with check summing and retransmission, 
could be used. Further research is warranted. 
4. Use of a C Compiler 
To aid in the development of test programs, a high-level language could be used. Although 
assembly language is still useful, the use of C will aid in increasing program complexity and 
program development speed. 
5. Creating a Script Language 
Instead of another high-level language such as C, a scripting language could be developed 
to create an intuitive method for programming tests. 
F. SUMMARY 
This overall design was a valuable learning tool and should provide some functionality and 
utility in the future. This research should serve as a good starting point for improved designs, as 
well as an example of good, general-purpose test hardware. 
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APPENDIX A. PAULMON DOCUMENTAION 
The following is the documentation .file for PAULMON, and although it is a bit rough, it 
does contain a wealth of valuable infonnation. 
Introduction: 
The PAULMON debugger is my attempt to make a user-friendly 8051 debugger, with enough on-
line information that it should be unnecessary to read this doc file. PAULMOM is targeted for 
use by the microprocessor design course at Oregon State, but may be used by anyone (who can 
figure it out) for projects ranging from research to commercial products. PAULMON is free and 
may not be distributed for profit whatsoever. 
Since I don't expect Profs or TA's at OSU to make students aware of this documentation nor to 
provide it nor do I expect students to read much of it, I wrote PAULMON to be very simple and to 
provide lots of on-line clues about that it can do and how to go about it. ·I hope that you 
find P AULMON to be useful and easy to use. Good Luck. 
-Paul Stoffregen 
(paul@ece.orst.edu) 
DISCLAIMER: This is free software. As far as warranty is concerned, you get exactly what you 
pay for! I have tried to make this code as good as possible during the four weeks I worked on it, 
but nobody is perfect and portions (the single step in particular) were never well tested. USE AT 
YOUR OWN RISK. The assembly source is provided in case there's something you don't like. 
ADDITIONAL DISCLAIMER: This doc file has lots oftyopes and other errorss, and I really 
don't care. PAULMON was written to be easy enough that this file ought to be unnecessary, but 
people ask for it nonetheless, usually before they even try to use the thing. 
What You Will Need to use it: 
PAULMON is 8051 assembly code which is intended to be burned into a 2764 EPROM, though a 
pair of 2732's could be used or a bigger rom can be used with the rest being empty or filled with 
other code. The EPROM with P AULMON should be addressed so that it is read from 0000 to 
1FFF with the 805l's EA pin wired to make it read all code from external memory. PAULMON 
uses the built in UART in the 8051 to communicate with the user. Typically, a PC computer is 
used with a terminal program, an 8051 assembler, and a text editor to form a simple, low cost 
8051 development system with PAULMON. A serial line receiver and driver should be used (the 
MAX232 is a good choice, IMHO) to interface the 8051 to the PC's serial port. Only TxD, RxD 
and ground are used (no handshaking) and PAULMON adapts to use whatever baud rate the 
computer is using (if it can with the crystal you select, see below) 
PAULMON is intended to be used with RAM as well, and the default location for the beginning of 
the RAM is 2000 (hex), right after the EPROM, though the RAM can be used anywhere in the 
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range of2000- FFFF. The read enable signal to the RAM should be the logical OR of the RD and 
PSEN signals, so that read attempts to external code memory or program memory spaces will read 
from the RAM. (use an AND gate to do the logical OR of these signals, since they are active low!) 
Obviously the write enable of the RAM should be connected to the WR pin of the 8051. 
Having a RAM connected in this way will allow the download command in PAULMON to \\'Tite 
your program into the RAM (writing into the external data memory space). Then you can run your 
program, since read attempts from the external program memory space will read from the RAM 
chip. 
How to get is set up: 
Design and build your 8051 board. All that is really required is the 8051, an EPROM, a latch 
(74xx373), some sort of address decoding to enable the EPROM for memory access between 
0000-lFFF, and a line receiver to convert the high voltage RS232 to a TTL (or CMOS) 
compatible signal (or else you'll toast the 8051 before it even has a chance). 
To really use PAULMON, a RAM is required as well as the AND gate to allow both program and 
data read cycles to read the RAM memory, and a reset button to easily get back to PAULMON 
when your program crashes. 
With just the minimal setup, set the computer's baud rate to something slow (like 1200 bps) and 
power up the board. Press Enter (Return) and hopefully you'll see a screenful of text from 
PAULMON. PAULMON does not send line feed characters, so the terminal emulator software 
must be configured to translate CR -> CR/LF. (PAULMON ignores LF characters is receives.) If 
the entire message ends up on one line, then the terminal is not translating CR -> CRILF. After it 
works, you can try increasing the baud rate and COLD-BOOTING (you must tum the power off, 
taking the reset line high will not make PAULMON look for the new baud rate ... or change the 
bytes where it stores the old baud rate ... see the code if you're interested) If the minimal system 
shows no signs oflife, it's time to check the wiring, usually starting by making sure you didn't 
swap the TxD and RxD lines. 
The Automatic Baud Rate detection: 
This code was borrowed fromMDP/51 by Kei-Yong Khoo. It is run immediatly after a system 
reset. It waits for a <RETURN> character, and uses it to calculate the timer #I reload value. 
Some modificati-ons have been made to Khoo's code. It requires only one character. It also stores 
the reload value in four memory locations in internal ram (78H, 79H, 7AH, and 7BH). These 
four locations are unlikely to be changed during a user program's execution or while the debugger 
is running. When another reset occurs (without removing the power) the program looks at those 
four locations. If all four agree, then it uses that reload value and does not require another 
keypress. It is interesting to note that occasionally, with cystal values which produce exact reload 
values (such an 7.3728 MHz), the baud rate detection routine may not correctly calculate the 
reload value. Garbage will get printed all over the screen. If this happens, just switch off the 
power and try again. The advantage of crystals such as the 7.3728 Mhz is that they allow 
transmission at speeds of 9600 and 19200 baud! It is highly reccomended that you use the 
highest possible baud rate with this debugger, as is tends to print quite a bit of text to the screen. 
On-line Help: 
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By typing '?' at the main menu, a help screen summarizing the available commands is printed. On-
line help is also available regarding the single step run feature. This help is accessed by typing'?' 
just after using the 'R' command. While in the single step mode, a summary of commands is also 
available, again by typing'?'. 
The <ESC> key: 
The <ESC> key is supported extensively. It will abort all commands from any prompt. It "'ill 
stop the list and hex dump commands in the middle of their printing. It '"ill also interrupt the 
printing of text to the screen! This is useful at slow baud rates, since a full screen of text can take 
quite a while to print at 3 00 baud. 
The Download Program command (type 'D') 
This allows you to send the object code from the assembler to the external ram. The object file 
must be a standard Intel Hex Format file, such as the .OBJ file created by the Psuedo- Assembler, 
by Psuedo-Corp. The file must be sent as an ASCII transfer. The protocal such as XMODEM is 
used. Pressing the <ESC> key at any time will abort the transfer. Please note that most 
communications programs use the <ESC> key to abort their transfer. In this is the case, the first 
<ESC> will halt the terminal, pressing it again will abort the recieve at the 8051131. Unlike some 
other debuggers, PAULMON will recognize the <ESC> key anywhere in the middle of the 
incoming data, not just at the beginning of a line. 
The Run Program command (type 'R') 
The run command allows you to execute your program. Two types of run are supported, Normal 
and Single-Step. The single step mode is explained later, as it is fairly complex. During a normal 
run, the quiviliant of an LCALL to your code is given. During the execution of your program, the 
debugger obviously has no control of the system, unless of course your program calls one of the 
subroutines offered by the degugger in the jump table at location 0030H. After specifying which 
run mode you need, the location of your program is prompted, with the current memory pointer 
value as the default choice. As is the case at all prompts, pressing the <ESC> key "'ill abort the 
run command. It is interesting to note that the run command leaves timer #I in auto-baud rate 
generation mode. If serial communication is desired at the same baud rate as that used for the 
debugger, timer #I need not be given a new reload value. It is recommended that the character 
input and output routines from the debugger be used via the jump table. 
The New Memory Location command (type 'N') 
The debugger operates with a pointer to the data memory with which you are working. This 
pointer is used by the list and hex dump command. It is also the default run location. The pointer 
is incremented as memory is viewed or modified. Just type 'N' to change it. 
The List command (type 'L') 
This debugger gives you the ability to list your program's code directly from the computer's 
memory. All the 8051/31 mnemunonics are supports, as well as the names ofthe special function 
registers. Bit addressable locations are displayed using the standard syntax (e.g. PWS.2 or 20.5), 
but individual bit location names are not supported (e.g. SCON.O will print in place ofRI). 
Obviously, the original labels used in the source code cannot be printed, instead the memory 
' locations are displayed. Other special Intel assembly formats, such as $ and CALL are not 
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supported. However, the list command can provide a reassuring look at the program directly from 
the memory. 
The Hex Dump command (type 'H') 
By typing 'H', the next 256 bytes of ram are dumped to the screen in hex and ascii. The <ESC> 
key may be pressed to abort the printout. 
The Edit command (type 'E') 
This command allows you to change the values of memory locations in the external ram. Each 
location's old value is shown. If <ESC> is pressed, the current location's value is not changed. 
The Jump Table: 
Desipte the use of the word 'jump", the user must LCALL to these locations! The individual 
locations contain jumps to the subroutines, which all terminate with a RET. The table provides 
the user with a memory location to call to that WILL NOT CHANGE if the debugger is 
reassembled. The routines available are: 
0030: Cout -Sends the byte in Ace to the serial port. 
0032: Cin -Waits for a character from the serial port, returned in Ace. 
0034: pHex -Prints the two digit hex value in Ace to the serial port. 
0036: pHex16 -Prints the four digit hex value in DPTR to the serial port. 




The string must terminate with OOH or a high bit set 
-Gets a two digit hex value from the serial port, returned in Ace 
Gets a four digit hex value from the serial port, returned in DPTR 
-Checks to see ifthe <ESC> key is waiting in SBUF. Clears the buffer if it 
is, and returns with the carry set. Otherwise, leaves SBUF untouched, and 
returns with C=O. 
0040: Upper -Converts character in Ace to uppercase if it is lowercase 
0042: Init -Automatic baud rate detection. 
The memory location can be placed directly in your code, or an EQU can be used to make your 
code more readable. For example: 
Program:.EQU gHex16, 003AH ;this make the code nice 
MOV DPTR, #StrLoc ;load DPTR 
LCALL gHexl6 ;print the DPTR 
MOV A,#l3 
LCALL 0030H ;print a <RET> 
LCALL 0038H ;print the string 
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RET Str:Loc: .DB "This is my String.", 0 
Most of these routines leave the registers unchanged, however, it is a good idea to consult the 
source code just to be sure ... In particular, the phex routine DESTROYS the contents of Ace, so 
beware. (this has cause some people some grief, who had assumed the phex would leave Ace 
unchanged. If you want it unchanged, the original .ASM file is provided for you to modify) The 
Single-Step Run: 
[This part was never written, and the single step run code is somewhat buggy, primarily due to a 
lack of available beta testers ... so docs were never written, but PAULMON ought to give you 
enough clues to figure it out if you try.] 
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The 80C51 has separate address spaces for 
program and data memory. The Program 
memory can be up to 64k bytes long. The 
lower 4k can reside on-chip. Figure 1 shows 
a map of the 80C51 program memory. 
The 80C51 can address up to 64k bytes of 
data memory to the chip. The MOVX 
instruction is used to access the extemal 
data memory. 
The 80C51 has 128 bytes of on-chip RAM, 
plus a number of Special Function Registers 
(SFRs). The lower 128 bytes of RAM can be 
accessed either by direct addressing (MOV 
data addr} or by indirect addressing (MOV 
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Direct and Indirect Address Area 
The 128 bytes of RAM which can be 
accessed by both direct and indirect 
addressing can be divided into three 
segments as listed below and shown in 
Figure 3. 
1. Register Banks 0-3: Locations 0 through 
1 FH (32 bytes). The device after reset 
defaults to register bank 0. To use the 
other register banks, the user must select 
them in software. Each register bank 
contains eight 1-byte registers 0 through 
7. Reset initializes the stack pointer to 
location 07H, and it is incremented once 
to start from location 08H, which is the 
first register (RO) of the second register 
bank. Thus, in order to use more than one 
register bank, the SP should be initialized 
to a different location of the RAM where it 
is not used for data storage (i.e., the 
higher part of the RAM). 
2. Bit Addressable Area: 16 bytes have been 




Figure 1. 80C51 Program Memory 
Each one of the 128 bits of this segment 
can be directly addressed (0-7FH). The 
bits can be referred to in two ways, both 
of which are acceptable by most 
assemblers. One way is to refer to their 
address (i.e., 0-7FH). The other way is 
with reference to bytes 20H to 2FH. Thus, 
bits 0-7 can also be referred to as bits 
20.0-20.7, and bits 8-FH are the same as 
21.0-21.7, and so on. Each of the 16 
bytes in this segment can also be 
addressed as a byte. 
3. Scratch Pad Area: 30H through 7FH are 
available to the user as data RAM. 
However, if the stack pointer has been 
initialized to this area, enough bytes 
should be left aside to prevent SP data 
destruction. 




































80C51 family programmer's guide 


































Table 1. 80C51 Special Function Registers 
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SYMBOL DESCRIPTION DIRECT BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION RESET VALUE ADDRESS MSB LSB 
Ace· Accumulator EOH E7 E6 ES E4 E3 E2 E1 EO OOH 
B* B register FOH F7 F6 FS F4 F3 F2 F1 FO OOH 
DPTR Data pointer (2 
bytes) 
DPH Data pointer high S3H OOH 
DPL Data pointer low S2H OOH 
AF AE AD AC AB AA A9 AS 
IE* Interrupt enable ASH EA 
- -
ES ET1 EX1 ETO EXO OxOOOOOOB 
BF BE BD BC BB BA 89 BS 
IP* Interrupt priority BSH 
- - - PS PT1 PX1 PTO PXO xxOOOOOOB 
S7 S6 ss 84 83 82 81 80 
PO* PortO SOH AD7 AD6 ADS AD4 AD3 AD2 AD1 ADO FFH 
97 96 9S 94 93 92 91 90 
P1* Port 1 90H - - - - - - T2EX T2 FFH 
A7 A6 AS A4 A3 A2 A1 AO 
P2* Port2 AOH A1S A14 A13 A12 A11 A10 A9 AS FFH 
87 86 85 84 83 82 81 80 
P3* Port3 80H liD WR T1 TO 1JiJTf 'l'l'frn TxD Rxd FFH 
PCON1 Power control 87H SMOD 
- - -
GF1 GFO PO IDL OxxxxxxxB 
07 06 OS 04 03 02 01 DO 
PSW" Program status word DOH CY AC FO RS1 RSO ov I - p OOH 
SBUF Serial data buffer 99H xxxxxxxxB 
9F 9E 90 9C 9B 9A 99 9S 
scow Serial controller 9SH SMO SM1 SM2 REN TBS RBS Tl Rl OOH 
SP Stack pointer S1H 07H 
SF BE 80 ac 88 SA 89 88 
TCOW limer control SBH TF1 TR1 TFO TRO IE1 IT1 lEO ITO 
THO limerhigh 0 8CH OOH 
TH1 limerhigh 1 SOH OOH 
TLO limerlowO BAH OOH 
TL1 limer low 1 8BH OOH 
TMOD limermode 89H GATE err M1 MO GATE err M1 MO OOH 
NOTES: 
• Bit addressable 
1. Bits GF1, GFO, PO, and IDL of the PCON register are not implemented on the NMOS S051/8031. 


































TLO TL1 THO TH1 
DPL DPH 
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Figure 4. SFR Memory Map 
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Those SFRs that have their bits assigned for various functions are listed in this section. A brief description of each bit is 
provided for quick reference. For more detailed information refer to the Architecture Chapter of this book. 









FO I RS1 1. RSO ov 
Carry Flag. 
Auxiliary Carry Flag. 
Flag 0 available to the user for general purpose. 
Register Bank selector bit 1 (SEE NOTE 1 }. 
Register Bank selector bit 0 (SEE NOTE 1 }. 
Overflow Flag. 
Usable as a general purpose flag. 
p 
p PSW.O Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of '1' bus in 
the accumulator. 
NOTE: 
1. The value presented by RSO and RS1 selects the corresponding register bank. 
RS1 RSO REGISTER BANK ADDRESS 
0 0 0 OOH-07H 
0 1 1 OSH-OFH 
1 0 2 10H-17H 
1 1 3 18H-1FH 
PCON: POWER CONTROL REGISTER. NOT BIT ADDRESSABLE. 
I SMOD I I GF1 I GFO I PO IDL 
SMOD Double baud rate bit. If Timer 1 is used to generate baud rate and SMOD = 1, the baud rate is doubled when the Serial 
Port is used in modes 1, 2, or 3. 
Not implemented, reserved for future use.* 
Not implemented reserved for future use.* 
Not implemented reserved for future use.* 
GF1 General purpose flag bit. 
GFO General purpose flag bit. 
PD Power Down Bit. Setting this bit activates Power Down operation in the 80C51. (Available only in CMOS.) 
IDL Idle mode bit. Setting this bit activates Idle Mode operation in the 80C51. (Available only in CMOS.) 
If 1s are written to PD and IDL at the same time, PD takes precedence. 
* User software should not write 1 s to reserved bits. These bits may be used in Mure 8051 products to invoke new features. 
March 1995 5 
Philips Semiconductors 
80C51 Family 80C51 family programmer's guide 
and instruction set 
INTERRUPTS: 
To use any of the interrupts in the 80C51 Family, the following three steps must be taken. 
1. Set the EA (enable all) bit in the IE register to 1. 
2. Set the corresponding individual interrupt enable bit in the IE register to 1. 
3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below. 






In addition, for external interrupts, pins INTO and INT1 (P3.2 and P3.3) must be set to 1, and depending on whether the 
interrupt is to be level or transition activated, bits ITO or IT1 in the TCON register may need to be set to 1. 
ITx = 0 level activated 
ITx = 1 transition activated 
IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. 









ES I ET1 I EX1 I ETO I EXO I 
Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is 
individually enabled or disabled by setting or clearing its enable bit. 







Not implemented, reserved for future use.* 
Enable or disable the serial port interrupt. 
Enable or disable the Timer 1 overflow interrupt. 
Enable or disable Extemallnterrupt 1. 
Enable or disable the Timer 0 overflow interrupt. 
Enable or disable Extemallnterrupt 0. 
• User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features. 
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ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS: 
In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1. 
Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt. 
PRIORITY WITHIN LEVEL: 
Priority within level is only to resolve simultaneous requests of the same priority level. 






IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE. 






PS I. PT1 I PX1 I PTO PXO 








Not implemented, reserved for future use.* 
Not implemented, reserved for future use.* 
Defines the Serial Port interrupt priority level. 
Defines the Timer 1 interrupt priority level. 
Defines External Interrupt 1 priority level. 
Defines the Timer 0 interrupt priority level. 
Defines the Extemallnterrupt 0 priority level. 
* User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features. 
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TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE. 









TFO I. TRO. I IE1 IT1 I lEO ITO 
Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as 
processor vectors to the interrupt service routine. 
Timer 1 run control bit. Set/cleared by software to tum Timer/Counter 1 ON/OFF. 
Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as 
processor vectors to the service routine. 
Timer 0 run control bit. Set/cleared by software to tum Timer/Counter 0 ON/OFF. 
External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by 
hardware when interrupt is processed. 
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External 
Interrupt. 
External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by 
hardware when interrupt is processed. 
Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External 
Interrupt. 
TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE. 
GATE 1 err 1 M1 MO GATE 1 err 1 M1 MO 
Timer 1 TimerO 
GATE When TRx (in TCON) is set and GATE= 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). 
When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software control). 
C!T Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation 
(input from Tx input pin). 
M1 Mode selector bit. (NOTE 1) 










0 13-bit Timer (8048 compatible) 
1 16-bit Timer/Counter 
2 8-bit Auto-Reload Timer/Counter 
3 (Timer 0) TLO is an 8-bit Timer/Counter controlled by the standart Timer 0 
control bits. THO is an8-bit Timer and is controlled by Timer 1 control bits. 
3 (Timer 1) Timer/Counter 1 stopped. 
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Tables 2 through 5 give some values for TMOD which can be used to set up Timer 0 in different modes. 
It is assumed that only one timer is being used at a time. If it is desired to run Timers 0 and 1 simultaneously, in any mode, the 
value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (Tables 5 and 6). 
For example, if it is desired to run Timer 0 in mode 1 GATE (external control), and Timer 1 in mode 2 COUNTER, then the value 
that must be loaded into TMOD is 69H (09H from Table 2 ORed with 60H from Table 5). 
Moreover, it is assumed that the user, at this point, is not ready to tum the timers on and will do that at a different point in the 
program by setting bit TRx (in TCON) to 1. 
TIMER/COUNTER 0 
Table 2. As a Timer: 
TMOD 
MODE TIMER 0 INTERNAL EXTERNAL 
FUNCTION CONTROL CONTROL 
(NOTE 1) (NOTE2) 
0 13-bit Timer OOH 08H 
1 16-bit Timer 01H 09H 
2 8-bit Auto-Reload 02H OAH 
3 Two 8-bit Timers 03H OBH 
Table 3. As a Counter: 
TMOD 
MODE COUNTERO INTERNAL EXTERNAL 
FUNCTION CONTROL CONTROL 
(NOTE 1) (NOTE2) 
0 13-bit Timer 04H OCH 
1 16-bitTimer OSH ODH 
2· 8·bit Auto-Reload 06H OEH 
3 One 8-bit Counter 07H OFH 
NOTES: 
1. The timer is turned ON/OFF by setting/clearing bit TRO in the software. 
2. The Timer is turned ON/OFF by the 1-to-0 transition on TfilTO (P3.2) when TRO = 1 (hardware control). 




Table 4. As a Timer: 
MODE TIMER 1 
FUNCTION 
0 13-bit Timer 
1 16-bit Timer 
2 8-bit Auto-Reload 
3 Does not run 
Table 5. As a Counter: 
MODE COUNTER 1 
FUNCTION 
0 13-bit Timer 
1 16-bit Timer 
2 8-bit Auto-Reload 
3 Not available 
NOTES: 
80C51 family programmer's guide 

















1. The timer is turned ON/OFF by setting/clearing bit TR1 in the software. . 
2. The Timer is turned ON/OFF by the 1-to-0 transition on 11ilTf (P3.2) when TR1 = 1 (hardware control). 
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SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE. 


















Serial Port mode specifier. (NOTE 1) 
Serial Port mode specifier. (NOTE 1) 
Enables the multiprocessor communication feature in modes 2 & 3. In mode 2 or 3, if SM2 is set to 1 then 
Rl will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1 then Rl will not be 
activated if a valid stop bit was not received. In mode 0, ~IV!2_ sh_ould be 0. (See Table 6.) 
Set/Cleared by software to Enable/Disable reception. 
The 9th bit that will be transmitted in modes 2 & 3. Set/Cleared by software. 
In modes 2 & 3, is the 9th data bit that was received. In mode 1, if SM2 = 0, RB8 is the stop bit that was 
received. In mode 0, RB8 is not used. 
Transmit interrupt flag. Set by hardware at the end of the 8th bit time hi mode 0, or at the beginning of the 
stop bit in the other modes. Must be cleared by software. · 
Receive interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or halfway through the 
stop bit time in the other modes (except see SM2). Must be cleared by software. 
SMO SM1 Mode Description Baud Rate --- -
0 0 0 Shift Register Fosc/12 
0 1 1 8-bit UART Variable 
0 2 9-bitUART Fosc/64 or Fosc/32 
3 9-bitUART Variable 
SERIAL PORT SET-UP: 
TableS. 
MODE SCON 5M2 VARIATION 
0 10H Single Processor 1 SOH. 
2 90H Environment 
3 DOH (SM2=0) 
0 NA Multiprocessor 1 70H 
2 BOH Environment 
3 FOH (SM2 = 1) 
GENERATING BAUD RATES 
Serial Port in Mode 0: 
Mode 0 has a fixed baud rate which is 1/12 of the oscillator frequency. To run the serial port in this mode none of the 
Timer/Counters need to be set up. Only the SCON register needs to be defined. 
8 d R t _ Osc Freq au a e - 12 
Serial Port in Mode 1: 
Mode 1 has a variable baud rate. The baud rate is generated by Timer 1. 
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USING TIMER/COUNTER 1 TO GENERATE BAUD RATES: 
For this purpose, Timer 1 is used in mode 2 (Auto-Reload). Refer to Timer Setup section of this chapter. 
· K Osc Freq Baud Rate 32 12 [256 (TH1)] 
If SMOD = 0, then K = 1. 
If SMOD = 1, then K = 2 (SMOD is in the PCON register). 
Most of the time the user knows the baud rate and needs to know the reload value for TH1. 
K Osc Freq 
TH1 = 256 384 baud rate 
TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate. In this case, the 
user may have to choose another crystal frequency. 
Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register (i.e., ORL 
PCON,#SOH). The address of PCON is 87H. 
SERIAL PORT IN MODE 2: 
The baud rate is fixed in this mode and is 1/32 or 1/64 of the oscillator frequency, depending on the value of the SMOD bit in 
the PCON register. 
In this mode none of the Timers are used and the clock comes from the internal phase 2 clock. 
SMOD = 1, Baud Rate = 1/32 Osc Freq. 
SMOD = 0, Baud Rate= 1/64 Osc Freq. 
To set the SMOD bit: ORL PCON,#SOH. The address of PCON is 87H. 
SERIAL PORT IN MODE 3: 
The baud rate in mode 3 is variable and sets up exactly the same as in mode 1. 
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80C51 FAMILY INSTRUCTION SET 
Table 7. 80C51 Instruction Set Summary 
Interrupt Response Time: Refer to Hardware Description Chapter. 
Instructions that Affect Flag Settings(1) 
Instruction Flag Instruction Flag 
c ov AC c OV AC 
ADD X X X CLRC 0 
ADDC X X X CPLC X 
SUBB X X X ANLC,bit X 
MUL 0 X ANL C,Jbit X 
DIV 0 X ORLC,bit X 
--
DA X ORL C,Jbit X 
ARC X MOVC,bit X 
RLC X CJNE X 
SETBC 1 







Notes on instruction set and addressing modes: 
Register R7-RO of the currently selecte.d Register Bank. 
8-bit internal data location's address. This could be an Internal Data RAM location (0-127) or a SFR [i.e., 1/0 port, 
control register, status register, etc. (128-255)]. 
8-bit internal data RAM location (0-255) addressed indirectly through register R1 or RO. 
8-bit constant included in the instruction. 
16-bit constant included in the instruction 
16-bit destination address. Used by LCALL and WMP. A branch can be anywhere within the 64k-byte Program 
Memory address space. 
addr11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2k-byte page of 
program memory as the first byte of the following instruction. 
rei 
bit 
Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 
bytes relative to first byte of the following instruction. 
Direct Addressed bit in Internal Data RAM or Special Function Register. 
MNEMONIC DESCRIPTION BYTE OSCILLATOR PERIOD 
ARITHMETIC OPERATIONS 
ADD A,Rn Add register to Accumulator 1 12 
ADD A,direct Add direct byte to Accumulator 2 12 
ADD A,@Ri Add indirect RAM to Accumulator 1 12 
ADD A,#data Add immediate data to Accumulator 2 12 
ADDC A,Rn Add register to Accumulator with carry 1 12 
ADDC A, direct Add direct byte to Accumulator with carry 2 12 
ADDC A,@Ri Add indirect RAM to Accumulator with carry 1 12 
ADDC A,#data Add immediate data to Ace with carry 2 12 
SUBB A,Rn Subtract Register from Ace with borrow 1 12 
SUBB A,direct Subtract direct byte from Ace with borrow 2 12 
SUBB A,@Ri Subtract indirect RAM from Ace with borrow 1 12 
SUBB A,#data Subtract immediate data from Ace with borrow 2 12 
INC A Increment Accumulator 1 12 
INC Rn Increment register 1 12 
----
All mnemomcs copynghted © Intel Corporat1on 1980 
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Table7. 80C51 Instruction Set Summary (Continued) 
MNEMONIC DESCRIPTION BYTE OSCILLATOR PERIOD 
ARITHMETIC OPERATIONS (Continued) 
INC direct Increment direct byte 2 12 
INC @Ri Increment indirect RAM 12 
DEC A Decrement Accumulator 12 
DEC Rn Decrement Register 12 
DEC direct Decrement direct byte 2 12 
DEC @Ri Decrement indirect RAM 12 
INC DPTR Increment Data Pointer 24 
MUL AB Multiply A and B 48 
DIV AB DivideAbyB 48 
DA A Decimal Adjust Accumulator 12 
LOGICAL OPERATIONS 
ANL A,Rn AND Register to Accumulator 1 12 
ANL A,direct AND direct byte to Accumulator 2 12 
ANL A,@Ri AND indirect RAM to Accumulator 12 
ANL A,#data AND immediate data to Accumulator 2 12 
ANL direct,A AND Accumulator to direct byte 2 12 
ANL direct,#data AND immediate data to direct byte 3 24 
ORL A,Rn OR register to Accumulator 12 
ORL A,direct OR direct byte to Accumulator 2 12 
ORL A,@Ri OR indirect RAM to Accumulator 12 
ORL A,#data OR immediate data to Accumulator 2 12 
ORL direct,A OR Accumulator to direct byte 2 12 
ORL direct,#data OR immediate data to direct byte 3 24 
XRL A,Rn Exclusive-OR register to Accumulator 1 12 
XRL A,direct Exclusive-OR direct byte to Accumulator 2 12 
XRL A,@Ri Exclusive-OR indirect RAM to Accumulator 1 12 
XRL A,#data Exclusive-OR immediate data to Accumulator 2 12 
XRL direct,A Exclusive-OR Accumulator to direct byte 2 12 
XRL direct,#data Exclusive-OR immediate data to direct byte 3 24 
CLR A Clear Accumulator 12 
CPL A Complement Accumulator 12 
RL A Rotate Accumulator left 12 
RLC A Rotate Accumulator left through the carry 12 
RR A Rotate Accumulator right 12 
ARC A Rotate Accumulator right through the carry 12 
SWAP A Swap nibbles within the Accumulator 12 
DATA TRANSFER 
MOV A,Rn Move register to Accumulator 12 
MOV A, direct Move direct byte to Accumulator 2 12 
MOV A,@Ri Move indirect RAM to Accumulator 12 
All mnemonics copyrighted © Intel Corporation 1980 
March 1995 14 
Philips Semiconductors 
80C51 Family 80C51 family programmer's guide 
and instruction set 
Table 7. 80C51 Instruction Set Summary (Continued) 
MNEMONIC DESCRIPTION BYTE OSCILLATOR PERIOD 
DATA TRANSFER (Continued) 
MOV A,#data Move immediate data to Accumulator 2 12 
MOV Rn,A Move Accumulator to register 1 12 
MOV Rn,direct Move direct byte to register 2 24 
MOV RN,#data Move immediate data to register 2 12 
MOV direct, A Move Accumulator to direct byte 2 12 
MOV direct,Rn Move register to direct byte 2 24 
MOV direct, direct Move direct byte to direct 3 24 
MOV direct,@Ri Move indirect RAM to direct byte 2 24 
MOV direct,#data Move immediate data to direct byte 3 24 
MOV @Ri,A Move Accumulator to indirect RAM 12 
MOV @Ri,direct Move direct byte to indirect RAM 2 24 
MOV @Ri,#data Move immediate data to indirect RAM 2 12 
MOV DPTR,#data16 Load Data Pointer with a 16-bit constant 3 24 
MOVC A,@A+DPTR Move Code byte relative to DPTR to Ace 1 24 
MOVC A,@A+PC Move Code byte relative to PC to Ace 24 
MOVX A,@Ri Move external RAM (8-bit addr) to Ace 24 
MOVX A,@DPTR Move external RAM (16-bit addr) to Ace 24 
MOVX A,@Ri,A Move Ace to external RAM (8-bit addr) 24 
MOVX @DPTR,A Move Ace to external RAM (16-bit addr) 1 24 
PUSH direct Push direct byte onto stack 2 24 
POP direct Pop direct byte from stack 2 24 
XCH A,Rn Exchange register with Accumulator 1 12 
XCH A,direct Exchange direct byte with Accumulator 2 12 
XCH A,@Ri Exchange indirect RAM with Accumulator 12 
XCHD A,@Ri Exchange low-order digit indirect RAM with Ace 12 
BOOLEAN VARIABLE MANIPULATION 
CLR c Clear carry 1 12 
CLR bit Clear direct bit 2 12 
SETB c Set carry 1 12 
SETB bit Set direct bit 2 12 
CPL c Complement carry 12 
CPL bit Complement direct bit 2 12 
ANL C,bit AND direct bit to carry 2 24 
ANL C,lbit AND complement of direct bit to carry 2 24 
ORL C,bit OR direct bit to carry 2 24 
ORL C,lbit OR complement of direct bit to carry 2 24 
MOV C,bit Move direct bit to carry 2 12 
MOV bit,C Move carry to direct bit 2 24 
JC rei Jump if carry is set 2 24 
JNC rei Jump if carry not set 2 24 
All mnemonics copyrighted© Intel Corporation 1980 
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Table7. 80C51 Instruction Set Summary (Continued) 
MNEMONIC DESCRIPTION 
BOOLEAN VARIABLE MANIPULATION (Continued) 



































Jump if direct bit is not set 
Jump if direct bit is set and clear bit 
Absolute subroutine call 
Long subroutine call 
Return from subroutine 
Return from interrupt 
Absolute jump 
Long jump 
Short jump (relative addr) 
Jump indirect relative to the DPTR 
Jump if Accumulator is zero 
Jump if Accumulator is not zero 
Compare direct byte to Ace and jump if not equal 
Compare immediate to Ace and jump if not equal 
Compare immediate to register and jump if not 
equal 
Compare immediate to indirect and jump if not 
equal 
Decrement register and jump if not zero 
Decrement direct byte and jump if not zero 
No operation 





















All mnemonics copyrighted© Intel Corporation 1980 





Function: Absolute Call 
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Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments 
the PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the 
stack (low-order byte first) and increments the Stack Pointer twice. The destination address is obtained 
by successively concatenating the five high-order bits of the incremented PC, opcode bits 7-5, and the 
second byte of the instruction. The subroutine called must therefore start within the same 2k block of the 
program memory as the first byte of the instruction following ACALL. No flags are affected. 
Example: Initially SP equals 07H. The label "SUBRTN" is at program memory location 0345 H. After executing the 
instruction, 
ACALL SUBRTN 
at location 0123H, SP will contain 09H, internal RAM locations 08H and 09H will contain 25H and 01H, 
respectively, and the PC will contain 0345H. 
Bytes: 2 
Cycles: 2 
I a10a9 a8 1 I 0 0 0 1 Encoding: . . 
Operation: ACALL 
(PC) f- (PC) + 2 
(SP) f- (SP) + 1 
(SP) f- (PC7-o) 
(SP) f- (SP) + 1 
(SP) f- (PC1s-a) 
(PC1o-o) f- page address 
I a7 a6 a5 a4 I a3 a2 a1 ao 
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ADD A,<src-byte> 
Function: Add 
Description: ADD adds the byte variable indicated to the Accumulator, leaving the result in the Accumulator. The carry 
and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared 
otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred. 
OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6; otherwise OV 
is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two 
positive operands, or a positive sum from two negative operands. 
Four source. operand addressing modes are allowed: register, direct, register-indirect, or immediate. 























will leave 6DH (011 01101 B) in the Accumulator with the AC flag cleared and both the Carry flag and OV 
setto 1. 
lo 0 1 0 11 r r 
ADD 
(A) ~ (A) + (Rn) 
2 
1 
I o 0 1 0 I o 0 1 I direct address I 
ADD 
(A) ~ (A) + (direct) 
I o 0 1 0 I o 
ADD 
(A) ~ (A) + ((Ri)) 
2 
lo 0 1 0 I o 0 0 I immediate datal 
ADD 
(A) ~ (A) + #data 
18 
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ADDC A,<src-byte> 
Function: Add wlth Carry 
Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the Accumulator contents, 
leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a 
carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag 
indicates an overflow occurred. 
OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6; 
otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the 
sum of two positive operands, or a positive sum from two negative operands. 
Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate. 
Example: The Accumulator holds OC3H (110000118) and register 0 holds OAAH (101010108) with the carry flag set. 
The instruction, 
ADDC A,RO 




Encoding: I o 0 1 1 11 r r 
Operation: ADDC 
(A) t- (A) + (C) + (Rn) 
ADDC A, direct 
Bytes: 2 
Cycles: 1 
Encoding: I o 0 1 1 lo 0 1 I direct address I 
Operation: ADDC 




Encoding: I o 0 1 1 I o 
Operation: ADDC 




Encoding: lo 0 1 1 lo 0 0 I immediate data I 
Operation: ADDC 
(A) t- (A) + (C) + #data 
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AJMP addr11 
Function: Absolute Jump 
Description: AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating 
the high-order five bits of the PC (after incrementing the PC twice}, opcode bits 7-5, and the second byte 
of the instruction. The destination must therefore be within the same 2k block of program memory as the 
first byte of the instruction following AJMP. 
Example: The label "JMPADR" is at program memory location 0123H. The instruction, 
AJMP JMPADR 
is at location 0345H and will load the PC with 0123H. 
Bytes: 2 
Cycles: 2 
Encoding: I a10 a9 aS 0 I 0 0 0 1 I a7 a6 a5 a4 I a3 a2. a1 aO 
Operation: AJMP 
(PC) ~ (PC) + 2 
(PC1a-o) ~page address 
ANL <dest-byte>,<src-byte> 
Function: Logical-AND for byte variables 
Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in 
the destination variable. No flags are affected. 
The two operands allow six addressing mode combinations. When the destination is the Accumulator, the 
source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct 
address, the source can be the Accumulator or immediate data. 
Note: When this instruction is used to modify an output port, the value used as the original port data will 
be read from the output data latch, not the input pins. 
Example: If the Accumulator holds OC3H (110000118) and register 0 holds 55H (010101018) then the instruction, 
ANL A,RO 
March 1995 
will leave 41 H (01 000001 B) in the Accumulator. 
When the destination is a directly addressed byte, this instruction will clear combinations of bits in any 
RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would 
either be a constant contained in the instruction or a value computed in the Accumulator at run-time. The 
instruction, 
ANL P1,#01110011B 







Encoding: lo 1 0 1 11 r 
Operation: ANL 
(A) f- (A) A (Rn) 
ANL A, direct 
Bytes: 2 
Cycles: 
Encoding: lo 1 0 1 I o 1 
Operation: ANL 




Encoding: lo 1 0 1 lo 1 
Operation: ANL 




Encoding: lo 1 0 1 lo 1 
·operation: ANL 




Encoding: lo 1 0 1 I o 0 
Operation: ANL 




Encoding: lo 1 0 1 lo 0 
Operation: ANL 
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I direct address I 
I immediate data I 
I direct address I 





Function: Logical-AND for bit variables 
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Description: If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise leave the carry flag 
in its current state. A slash ("r) preceding the operand in the assembly language indicates that the logical 
complement of the addressed bit is used as the source value, but the source bit itself is not affected. No 
other flags are affected. 
Only direct addressing is allowed for the source operand. 
Example: Set the carry flag if, and only if, P1.0 = 1, ACC. 7 = 1, and OV = 0: 
MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN STATE 
ANL C,ACC.7;AND CARRY WITH ACCUM. BIT 7 




Encoding: 11 0 0 0 I o 0 1 0 bit address 
Operation: ANL 




Encoding: 11 0 1 1 I o 0 0 0 bit address 
Operation: ANL 
(C) f-- (C) A 1 (bit) 
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CJNE <dest-byte>,<src-byte>,rel 
Function: Compare and Jump if Not Equal 
Description: CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The 
branch destination is computed by adding the signed relative-displacement in the last instruction byte to 
the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned 
integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is 
cleared. Neither operand is affected. 
The first two operands allow four addressing mode combinations: the Accumulator may be compared with 
any directly addressed byte or immediate data, and any indirect RAM location or working register can be 
compared with an immediate constant. 
Example: The Accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence, 
CJNE R7,#60H,NOT _EO 
I 
NOT_EO JC REO_LOW 
R7=60H. 
IF R7 < 60H. 
R7> 60H. 
sets the carry flag and branches to the instruction at label NOT _EO. By testing the carry flag, this 
instruction determines whether R7 is greater or less than 60H. 
If the data being presented to Port 1 is also 34H, then the instruction, 
WAIT: CJNE A,P1,WAIT 
clears the carry flag and continues with the next instruction in sequence, since the Accumulator does 
equal the data read from P1. (If some other value was being input on P1, the program will loop at this 







l1 o 1 1 lo 1 o 1 
(PC) ~ (PC) + 3 
IF (A)<> (direct) 
THEN 
I direct address 
(PC) ~ (PC) + relative offset 
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Encoding: l1 0 1 1 I 0 1 0 0 I immediate data I I rei. address 
Operation: (PC) ~ (PC) + 3 
IF (A)<> data 
THEN 
(PC) ~ (PC) + relative offset 








Encoding: l1 0 1 1 l1 
Operation: (PC) ~ (PC) + 3 
IF (Rn) < > data 
THEN 
r r I immediate data I I rei. address 
(PC) ~ (PC) + relative offset 








Encoding: l1 0 1 1 I 0 
Operation: (PC) ~ (PC) + 3 
IF ((Ri)) <>data 
THEN 
I immediate data I I rei. address 
(PC) ~ (PC) + relative offset 










Function: Clear Accumulator 
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Description: The Accumulator is cleared (all bits reset to zero). No flags are affected. 
Example: The Accumulator contains 5CH (010111008). The instruction, 
CLR A 
will leave the Accumulator set to OOH (000000008). 
Bytes: 1 
Cycles: 




Function: Clear bit 
Description: The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on the carry flag 
or any directly addressable bit. 
Example: Port 1 has previously been written with SDH (01 011101 B). The instruction, 
CLR P1.2 










Encoding: 11 0 0 lo 0 1 0 bit address 
Operation: CLR 
(bit)~ 0 




Function: Complement Accumulator 
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Description: Each bit of the Accumulator is logically complemented (one's complement). Bits which previously 
contained a one are changed to a zero and vice-versa. No flags are affected. 
Example: The Accumulator contains 5CH (010111008). The instruction, 
CPL A 
will leave the Accumulator set to OA3H (1 0100011 8). 
Bytes: 1 
Cycles: 
Encoding: L.j1 ___ 1_1 __._l_o __ o_o___,J 
Operation: CPL 
(A) f- l (A) 
CPL bit 
Function: Complement bit 
Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and 
vice-versa. No other flags are affected. CLR can operate on the carry or any directly addressable bit. 
Note: When this instruction is used to modify an output pin, the value used as the original data will be read 
from the output data latch, not the input pin. 
Example: Port 1 has previously been written with 5DH (01 011101 8). The instruction sequence, 
CPL P1.1 
CPL P1.2 




Encoding: 11 0 1 1 I o 0 1 1 
Operation: CPL 




Encoding: 11 0 1 1 lo 0 1 0 bit address 
Operation: CPL 
(bit) f- l (bit) 
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DA A 
Function: Decimal-adjust Accumulator for Addition 
Description: DA A adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variable (each 
in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used 
to perform the addition. 
If Accumulator bits 3-0 are greater than nine (xxx1 01 O-xxx1111 ), or if the AC flag is one, six is added to 
the Accumulator, producing the proper BCD digit in the low-order nibble. This internal addition would set 
the carry flag if a carry-out of the low-order four-bit field propagated through all high-order bits, but it would 
not clear the carry flag otherwise. 
If the carry flag is now set, or if the four high-order bits now exceed nine (1 01 Oxxx-111 xxxx), these 
high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this 
would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The 
carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple 
precision decimal addition. OV is not affected. 
All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal 
conversion by adding OOH, 06H, SOH, or 66H to the Accumulator, depending on initial Accumulator and 
PSW conditions. 
Note: DA A cannot simply convert a hexadecimal number in the Accumulator to BCD notation, nor does 
DA A apply to decimal subtraction. 
Example: The Accumulator holds the value 56H (01 01011 OB) representing the packed BCD digits of the decimal 
number 56. Register 3 contains the value 67H (011 00111 B) representing the packed BCD digits of the 





will first perform a standard two's-complement binary addition, resulting in the value OBEH (1 011111 OB) in 
the Accumulator. The carry and auxiliary carry flags will be cleared. 
The Decimal Adjust instruction will then alter the Accumulator to the value 24H (001 001 008), indicating 
the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56, 67, 
and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal 
overflow occurred. The true sum 56, 67, and 1 is 124. 
BCD variables can be incremented or decremented by adding 01 H or 99H. If the Accumulator initially 
holds 30H (representing the digits of 30 decimal), the the instruction sequence, 
ADD A,#99H 
DA A 
will leave the carry set and 29H in the Accumulator, since 30 + 99 = 129. The low-order byte of the sum 
can be interpreted to mean 30 - 1 = 29. 
Encoding: L..l1 ___ o_1 --~..l_o __ o_o__, 
Operation: DA 
-contents of Accumulator are BCD 
IF [[(A3-0) > 9] v [(AC) = 1]] 
THEN(A3-0) f- (Aa-0) + 6 
AND 
IF [[(A7-4) > 9] v [(C) = 1]] 
THEN(A7-4) f- (A7-4) + 6 
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Description: The variable indicated is decremented by 1. An original value of OOH will underflow to OFFH. No flags are 
affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect. 
Note: When this instruction is used to modify an output port, the value used as the original data will be 
read from the output data latch, not the input pin. 
Example: Register 0 contains 7FH (01111111 B). Internal RAM locations 7EH and 7FH contain OOH and 40H, 








Encoding: I 0 0 0 1 I 0 0 0 
Operation: DEC 




Encoding: lo 0 0 1 11 r r 
Operation: DEC 










(direct) f- (direct)- 1 
Encoding: I 0 0 0 1 I 0 
Operation: DEC 
((Ri)) f- ((Ri))- 1 
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Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit integer in 
register B. 
The Accumulator receives the integer part of the quotient; register B receives the integer remainder. The 
carry and OV flags will be cleared. 
Exception: if B had originally contained OOH, the values returned in the Accumulator and B-register will be 
undefined and the overflow flag will be set. The carry flag is cleared in any case. 
Example: The Accumulator contains 251 (OFBH or 11111011 B) and B contains 18 {12H or 00010010B). The 
instruction, 
DIV AB 
will leave 13 in the Accumulator (ODH or 00001101 B) and the value 17 (11 H or 00010001 B) in B, since 
251 = (13 x 18) + 17. Carry and OV will both be cleared. 
Bytes: 1 
Cycles: 4 
Encoding: j1 0 0 0 I 0 0 0 
Operation: DIV 
(A)15-8 ~ (A)/(B) 
(B)?-0 




Function: Decrement and Jump if Not Zero 
80C51 family programmer's guide 
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Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second 
operand if the resulting value is not zero. An original value of OOH will underflow to OFFH. No flags are 
affected. The branch destination would be computed by adding the signed relative-displacement value in 
the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction. 
The location decremented may be a register or directly addressed byte. 
Note: When this instruction is used to modify an output port, the value used as the original port data will 
be read from the output data latch, not the input pins. 





will cause a jump to the instruction at LABEL_2 with the values OOh, 6FH, and 15H in the three RAM 
locations. The first jump was not taken because the result was zero. 
This instruction provides a simple was of executing a program loop a given number of times, or for adding 
a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence, 
MOV R2,#8 
TOGGLE: CPL P1.7 
DJNZ R2,TOGGLE 
will toggle P1. 7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse will 






11 0 1 11 
DJNZ 
(PC) f- (PC) + 2 
(Rn) f- (Rn) - 1 
IF (Rn) > 0 or (Rn) < 0 
THEN 
r r 




. Encoding: ._l1 ___ o_1 __,_l_o __ o_1_.. 
Operation: DJNZ 
(PC) f- (PC) + 2 
(direct) f- {direct)- 1 
IF (direct)> 0 or (direct) < 0 
THEN 
(PC) f- (PC) + rei 
rei. address 
direct data 
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INC <byte> 
Function: Increment 
Description: INC increments the indicated variable by 1. An original value of OFFH will overflow to OOH. No flags are 
affected. Three addressing modes are allowed: register, direct, or register-indirect. 
Note: When this instruction is used to modify an output port, the value used as the original port data will 
be read from the output data latch, not the input pins. 
Example: Register 0 contains 7EH (0111111 OB). Internal RAM locations 7EH and 7FH contain OFFH and 40H, 

























will leave register 0 set to 7FH and intemal RAM locations 7EH and 7FH holding (respectively) OOH and 
41H. 
lo 0 0 0 I o 0 0 
INC 
(A)~ (A)+ 1 
lo 0 0 0 11 r r 
INC 
(Rn) ~ (Rn) + 1 
2 
I o 0 0 0 lo 0 1 direct address I 
INC 
(direct) ~ (direct) + 1 
lo 0 0 0 lo 
INC 





Function: Increment Data Pointer 
BOC51 family programmer's guide 
and instruction set 
Description: Increment the 16-bit data pointer by 1. A 16-bit increment (modulo 216) is performed; an overflow of the 
low-order byte of the data pointer (DPL) from OFFH to OOH will increment the high-order byte {DPH). No 
flags are affected. 
This is the only 16-bit register which can be incremented. 









will change DPH and DPL to 13H and 01 H. 
2 
l1 o 1 o lo o 1 1 
INC 
(DPTR) ~ (DPTR) + 1 
Function: Jump if Bit set 
Description: If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The 
branch destination is computed by adding the signed relative-displacement in the third instruction byte to 
the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No 
flags are affected. 
Example: The data present at input port 1 is 110010106. The Accumulator holds 56 (010101106). The instruction 
sequence, 
JB P1.2,LABEL 1 
JB ACC.2,LABEL2 
will cause program execution to branch to the instruction at label LABEL2. 
Bytes: 3 
Cycles: 2 
Encoding: I 0 0 1 0 I 0 0 0 0 
Operation: JB 
(PC) ~ (PC) + 3 
IF (bit)= 1 
THEN 
(PC) ~ {PC) + rei 
bit address 





Function: Jump if Bit is set and Clear bit 
80C51 family programmer's guide 
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Description: If the indicated bit is a one, branch to the address indicated; otherwise proceed with the next instruction. 
The bit will not be cleared if it is already a zero. The branch destination is computed by adding the signed 
relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of 
the next instruction. No flags are affected. 
Note: When this instruction is used to test an output pin, the value used as the original data will read from 
the output data latch, not the input pin. 
Example: The Accumulator holds 56H (01 01011 OB). The instruction sequence, 
JBC ACC.3,LABEL 1 
JBC ACC.2,LABEL2 
will cause program execution to continue at the instruction identified by the LABEL2, with the -Accumulator 






lo o 01 lo o oo 
JBC 
(PC) ~ (PC) + 3 
IF (bit)= 1 
THEN 
(bit)~ 0 
(PC) ~ (PC) + rei 
Function: Jump if Carry is set 
bit address rei. address 
Description: If the carry flag is set, branch to the address indicated; otherwise proceed with the next instruction. The 
branch destination is computed by adding the signed relative-displacement in the second instruction byte 
to the PC, after incrementing the PC twice. No flags are affected. 








Encoding: ._I o ___ o_o_,_l_o_o_o_o__, 
Operation: JC 
March 1995 
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IF (C)= 1 
THEN 
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JMP @A+DPTR 
Function: Jump indirect 
Description: Add the eight-bit unsigned contents of the Accumulator with the sixteen-bit data pointer, and load the 
resulting sum to the program counter. This will be the address for subsequent instruction fetches. 
Sixteen-bit addition is performed (modulo 21 6): a carry-out from the low-order eight bits propagates 
through the higher-order bits. Neither the Accumulator nor the Data Pointer is altered. No flags are 
affected. 
Example: An even number from 0 to 6 is in the Accumulator. The following sequence of instructions will branch to 
one of four AJMP instructions in a jump table starting at JMP _ T8L: 
Bytes: 
MOV DPTR,#JMP _ T8L 
JMP @A+DPTR 




If the Accumulator equals 04H when starting this sequence, execution willjump to label LABEL2. 
Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address. 
Cycles: 2 
Encoding: lo 1 1 lo o 1 1 
Operation: JMP 
(PC) +- (A) + (DPTR) 
JNB bit,rel 
Function: Jump if Bit Not set 
Description: If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next instruction. 
The branch destination is computed by adding the signed relative-displacement in the third instruction 
byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not 
modified. No flags are affected. 
Example: The data present at input port 1 is 110010108. The Accumulator holds 56H (010101108). The instruction 
sequence, 
JN8 P1.3,LA8EL 1 
JN8 ACC.3,LA8EL2 
will cause program execution to continue at the instruction at label LA8EL2. 
Bytes: 3 
Cycles: 2 
Encoding: I o 0 1 1 lo 0 0 0 bit address rei. address 
Operation: JNB 
(PC) +- (PC) + 3 
IF (bit)= 0 
THEN 
(PC) +- (PC) + rei 




Function: Jump if Carry Not set 
80C51 family programmer's guide 
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Description: If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The 
branch destination is computed by adding the signed relative-displacement in the second instruction byte 
to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified. 








Encoding: l._o ___ o _1_l ..... o __ o_o_o ....... 
Operation: JNC 
JNZ rei 
(PC) +-- (PC) + 2 
IF (C)= 0 
THEN 
(PC) +-- (PC) + rei 
Function: Jump if Accumulator Not Zero 
rei. address 
Description: If any bit of the Accumulator is a one, branch to the indicated address; otherwise proceed with the next 
instruction. The branch destination is computed by adding the signed relative-displacement in the second 
instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are 
affected. 










lo 11 lo o o o 
JNZ 
(PC) +-- (PC) + 2 
IFA:t-0 






Function: Jump if Accumulator Zero 
80C51 family programmer's guide 
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Description: If all bits of the Accumulator are zero, branch to the indicated address; otherwise proceed with the next 
instruction. The branch destination is computed by adding the signed relative-displacement in the second 
instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are 
affected. 




will change the Accumulator to OOH and cause program execution to continue at the instruction identified 
by the label LABEL2. 
Bytes: 2 
Cycles: 2 
Encoding: '-1 o ___ 1_o __._l_o_o_o_o---J 
Operation: JZ 
LCALL addr16 
(PC) ~ (PC) + 2 
IFA=O 
THEN (PC) ~ (PC)_+ rei 
Function: Long Call 
rei. address 
Description: LCALL calls a subroutine located at the indicated address. The instruction adds three to the program 
counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack 
(low byte first), incrementing the Stack Pointer by two. The high-order and low-order bytes of the PC are 
then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution 
continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 
64k-byte program memory address space. No flags are affected. 
Example: Initially the Stack Pointer equals 07H. The label "SUBRTN" is assigned to program memory location 







at location 0123H, the Stack Pointer will contain 09H, internal RAM locations OBH and 09H will contain 
26H and 01 H, and the PC will contain 1235H. 
3 
2 
I o 0 0 1 I o 0 1 0 addr15-addr8 addr7 -addrO 
LCALL 
(PC) ~ (PC) + 3 
(SP) ~ (SP) + 1 
((SP)) ~ (PC7.o) 
(SP) ~ (SP) + 1 
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WMP addr16 (Implemented in 87C751 and 87C752 for in-circuit emulation only.) 
Function: Long Jump 
Description: LJMP causes an unconditional branch to the indicated address, by loading the high-order and low-order 
bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore 
be anywhere in the full 64k program memory address space. No flags are affected. 
Example: The label "JMPADR" is assigned to the instruction at program memory location 1234H. The instruction, 
lJMP JMPADR 





lo o o o lo o 1 o 
LJMP 
{PC) f- addr1s-o 
I addr15-addr8 addr7 -addrO 
MOV <dest-byte>,<src-byte> 
Function: Move byte variable 
Description: The byte variable indicated by the second operand is copied into the location specified by the first 
operand. The source byte is not affected. No other register or flag is affected. 
This is by far the most flexible operation. Fifteen combinations of source and destination addressing 
modes are allowed. 
Example: Internal RAM location 30H holds 40H. The value of RAM location 40H is 1 OH. The data present at input 







MOV R0,#30H ;RO < = 30H 
MOV A,@RO ;A<=40H 
MOV R1 ,A ;R1 < = 40H 
MOV 8,@R1 ;8<=10H 
MOV @ R1 ,P1 ;RAM (40H) < = OCAH 
MOV P2,P1 ;P2 #OCAH 
leaves the value 30H in register 0, 40H in both the Accumulator and register 1, 1 OH in register 8, and 
OCAH (11 00101 08) both in RAM location 40H and output on port 2. 
11 1 0 11 r r 
MOV 







Encoding: 11 1 0 I o 
Operation: MOV 




Encoding: 11 1 1 0 lo 
Operation: MOV 




Encoding: lo 1 1 I o 
Operation: MOV 




Encoding:· 11 1 1 11 
Operation: MOV 




Encoding: 11 0 1 0 11 
Operation: MOV 




Encoding: lo 1 1 11 
Operation: MOV 
(Rn) f- #data 
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I direct address I 
I immediate data I 
I direct address 







Encoding: Ll_1 __ 1_1--~.l_o_1_0..:..._1.:........J 
Operation: MOV 




Encoding: 11 0 0 0 11 r r 
Operation: MOV 




Encoding: 11 0 0 0 I o 1 0 1 
Operation: MOV 




Encoding: 11 0 0 0 I o 
Operation: MOV 




Encoding: L.l o ___ 1_1--L,I_o_1_0;__1~ 
Operation: MOV 




Encoding: L..I1 ___ 1_1_J.I_o ___ ...:.__J 
Operation: MOV 
((Ri)) r (A) 
I direct address 
I direct address 
80C51 family programmer's guide 
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dir. addr. (src) I I dir. addr. (dest) I 
l direct address 
direct address I I immediate data I 







Encoding: 11 0 1 0 
Operation: MOV 




Encoding: I o 1 1 
Operation: MOV 
((Ri)) f- #data 
MOV <dest-bit>,<src-bit> 
Function: Move bit data 
I o 
I o 
I direct address 
80C51 family programmer's guide 
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I immediate data I 
Description: The Boolean variable indicated by the second operand is copied into the location specified by the first 
operand. One of the operands must be the carry flag; the other may be any directly addressable bit. No 
other register or flag is affected. 
Example: The carry flag is originally set. The data present at input Port 3 is 11000101 B. The data previously written 








Encoding: 11 0 1 0 I o 0 1 0 bit address 
Operation: MOV 




Encoding: 11 0 0 1 lo 0 1 0 bit address 
Operation: MOV 
(bit) f- (C) 




Function: Load Data Pointer with a 16-bit constant 
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Description: The Data Pointer is loaded with the 16-bit constant indicated. The 16-bit constant is loaded into the 
second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third 
byte (DPL) holds the low-order byte. No flags are affected. 
This is the only instruction which moves 16 bits of data at once. 
Example: The instruction, 
MOV DPTR,#1234H 
will load the value 1234H into the Data Pointer: DPH will hold 12H and DPL will hold 34H. 
Bytes: 3 
Cycles: 2 
Encoding: j1 O 0 1 I 0 0 0 0 immed. data1s-sj immed. data7-0 
Operation: MOV 
(DPTR) +- (#data1s-o) 
DPH 0 DPL +- #data15_8 0 #data7-o 
MOVC A,@A+<base-reg> 
Function: Move Code byte 
Description: The MOVC instructions load the Accumulator with a code byte, or constant from program memory. The 
address of the byte fetched is the sum of the original unsigned eight-bit Accumulator contents and the 
contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, 
the PC is incremented to the address of the following instruction before being added with the Accumulator; 
otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the 
low-order eight bits may propagate through higher-order bits. No flags are affected. 
Example: A value between 0 and 3 is in the Accumulator. The following instructions will translate the value in the 
Accumulator to one of four values defined by the DB (define byte) directive: 







If the subroutine is called with the Accumulator equal to 01 H, it will return with 77H in the Accumulator. 
The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If 
several bytes of code separated the MOVC from the table, the corresponding number would be added to 




Encoding: l1 0 0 1 I 0 0 1 1 
Operation: MOVC 
(A)+- ((A) + (DPTR)) 
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Encoding: j1 0 0 0 I 0 0 1 1 
Operation: MOVC 
(PC) r (PC) + 1 
(A) r ((A) + (PC)) 
MOVX <dest-byte>,<src-byte> (Not implemented in the 8XC752 or 8XC752) 
Function: Move External 
Description: The MOVX instructions transfer data between the Accumulator and a byte of external data memory, hence 
the "X" appended to MOV. There are two types of instructions, differing in whether they provide an 
eight-bit or sixteen-bit indirect address to the external data RAM. 
In the first type, the contents of RO or R1 in the current register bank provide an eight-bit address 
multiplexed with data on PO. Eight bits are sufficient for external 1/0 expansion decoding or for a relatively 
small RAM array. For somewhat larger arrays, port pins can be used to output higher-order address bits. 
These pins would be controlled by an output instruction preceding the MOVX. 
In the second type of MOVX instruction, The Data Pointer generates a sixteen-bit address. P2 outputs the 
high-order eight address bits (the contents of DPH) while PO multiplexes the low-order eight bits (DPL) 
with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are 
emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64k bytes), since no additional instructions are needed to set up the output ports. 
It is possible· in some situations to mix the two MOVX types. A large RAM array with its high-order address 
lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to 
P2 followed by a MOVX instruction using RO or R1. 
Example: An external 256 byte RAM using multiplexed address/data lines is connected to the 8051 Port 0. Port 3 
provides control lines for the external RAM. Ports 1 and 2 are used for normal 110. Registers 0 and 1 
contain 12H and 34H. Location 34H of the external RAM holds the value 56H. The instruction sequence, 
MOVX A,@R1 
MOVX @RO,A 




Encoding: 11 1 0 I o 0 1 
Operation: MOVX 




Encoding: 11 1 0 lo 0 0 0 
Operation: MOVX 
(A) r ((DPTR)) 






Encoding: 11 1 1 
Operation: MOVX 




Encoding: 11 1 1 
Operation: MOVX 




I o 0 
1 
0 0 
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Description: MUL AS multiplies the unsigned eight-bit integers in the Accumulator and register B. The low-order byte 
of the sixteen-bit product is left in the Accumulator, and the high-order byte in B. If the product is greater 
than 255 (OFFH) the overflow flag is set; otherwise it is cleared. The carry flag is always cleared. 




will give the product 12,800 (3200H), so 8 is changed to 32H (0011 001 08) and the Accumulator is 
cleared. The overflow flag is set, carry is cleared. 
Cycles: 4 
Encoding: l1 0 1 0 I 0 0 0 
Operation: MUL 
(Ah-o ~ (A) X (B) 
(8)15-8 
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NOP 
Function: No Operation 
Description: Execution continues at the following instruction. Other than the PC, no registers or flags are affected. 
Example: It is desired to produce a low-going output pulse on bit 7 of Port 2 lasting exactly 5 cycles. A simple 
SETB/CLR sequence would generate a one-cycle pulse, so four additional cycles must be inserted. This 









Encoding: I 0 0 0 0 I 0 0 0 0 
Operation: NOP 
(PC) ~ (PC) + 1 
ORL <dest-byte>,<src-byte> 
Function: Logical-OR for byte variables 
Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the 
destination byte. No flags are affected. 
The two operands allow six addressing mode combinations. When the destination is the Accumulator, the 
source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct 
address, the source can be the Accumulator or immediate data. 
Note: When this instruction is used to modify an output port, the value used as the original port data will 
be read from the output data latch, not the input pins. 





will leave the Accumulator holding the value OD7H (11010111 B). 
When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM 
location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be 
either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The 
instruction, 
ORL P1 ,#0011 001 08 
will set bits 5, 4, and 1 of output Port 1. 
Encoding: L.l o ___ o_o_,.L.I_1 ___ r_r--...J 
Operation: ORL 
(A) ~ (A) v (Rn) 






Encoding: I a 1 a a I a 1 a 1 
Operation: ORL 




Encoding: Ia 1 a a I a 1 1 
Operation: ORL 




Encoding: I a 1 a 0 Ia 1 a a 
Operation: ORL 




Encoding: I a 1 a a I a a 1 a 
Operation: ORL 




Encoding: I a 1 a a I a a 1 
Operation: ORL 
(direct) ~ (direct) v #data 
80C51 family programmer's guide 
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I direct address I 
I immediate data I 
I direct address 
direct address I I immediate data I 




Function: Logical-OR for bit variables 
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Description: Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state otherwise. A slash 
("f) preceding the operand in the assembly language indicates that the logical complement of the 
addressed bit is used as the source value, but the source bit itself is not affected. No other flags are 
affected. 
Example: Set the carry flag if and only if P1.0 = 1, ACC. 7 = 1, or OV = 0: 
ORL C,P1.0 ;LOAD CARRY WITH INPUT PIN P1 0 
ORL C,ACC.7 ;OR CARRY WITH THE ACC. BIT 7 




Encoding: I o 1 1 lo 0 1 0 bit address 
Operation: ORL 




Encoding: 11 0 1 0 I o 0 0 0 bit address 
Operation: ORL 
(C) ~. (C) v (6H) 




Function: Pop from stack 
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Description: The contents of the internal RAM location addressed by the Stack Pointer is read, and the Stack Pointer is 
decremented by one. The value read is then transferred to the directly addressed byte indicated. No flags 
are affected. 
Example: The Stack Pointer originally contains the value 32H, and internal RAM locations 30H through 32H contain 
the values 20H, 23H, and 01 H, respectively. The instruction sequence, 
POP DPH 
POP DPL 
will leave the Stack Pointer equal to the value 30H and the Data Pointer set to 0123H. At this point the 
instruction, 
POP SP 
will leave the Stack Pointer set to 20H. Note that in this special case the Stack Pointer was decremented 
to 2FH before being loaded with the value popped (20H). 
Bytes: 2 
Cycles: 2 
Encoding: ._l1 ___ o_1--~,l_o_o_o_o__, 
Operation: POP 
PUSH direct 
(direct) ~ ((SP)) 
(SP) ~ (SP) - 1 
Function: Push onto stack 
l direct address 
Description: The Stack Pointer is incremented by one. The contents of the indicated variable is then copied into the 
internal RAM location addressed by the Stack Pointer. Otherwise no flags are affected. 
Example: On entering an interrupt routine the Stack Pointer contains 09H. The Data Pointer holds the value 0123H. 
The instruction sequence, 
PUSH DPL 
PUSH DPH 




Encoding: ~..l1 ___ o_o --~,l_o_o_o_o__, 
Operation: PUSH 
(SP) ~ (SP) + 1 
((SP)) ~(direct) 
I direct address 
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RET 
Function: Return from subroutine 
Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the Stack 
Pointer by two. Program execution continues at the resulting address, generally the instruction 
immediately following an ACALL or LCALL. No flags are affected. 
Example: The Stack Pointer originally contains the value OBH. Internal RAM locations OAH and OBH contain the 
values 23H and 01 H, respectively. The instruction, 
RET 
will leave the Stack Pointer equal to the value 09H. Program execution will continue at location 0123H. 
Bytes: 
Cycles: 2 
Encoding: l 0 0 1 0 I 0 0 1 0 
Operation: RET 
RETI 
(PC1s-a) +-- ((SP)) 
(SP) +-- (SP) - 1 
(PC7•0) +-- ((SP)) 
(SP) +-- (SP) - 1 
Function: Return from interrupt 
Description: RETI pops the high- and low-order bytes of the PC successively from the stack, and restores the interrupt 
logic to accept additional interrupts at the same priority level as the one just processed. The Stack Pointer 
is left decremented by two. No other registers are affected; the PSW is not automatically restored to its 
pre-interrupt status. Program execution continues at the resulting address, which is generally the 
instruction immediately after the point at which the interrupt request was detected. If a lower- or 
same-level interrupt has been pending when the RETI instruction is executed, that one instruction will be 
executed before the pending interrupt is processed. 
Example: The Stack Pointer originally contains the value OBH. An interrupt was detected during the instruction 
ending at location 0122H. Internal RAM locations OAH and OBH contain the values 23H and 01 H, 
respectively. The instruction, 
RET I 
will leave the Stack Pointer equal to 09H and return program execution to location 0123H. 
Bytes: 1 
Cycles: 2 
Encoding: I o 0 1 1 I o 0 1 0 
Operation: RET I 
(PC1s-a) +-- ((SP)) 
(SP) +-- (SP) - 1 
(PC7.o) +-- ((SP)) 
(SP) +-- (SP) - 1 




Function: Rotate Accumulator Left 
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Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No 
flags are affected. 
Example: The Accumulator holds the value OC5H (11000101 B). The instruction, 
RL A 
leaves the Accumulator holding the value BBH (1 0001011 B) with the carry unaffected. 
Bytes: 
Cycles: 
Encoding: I 0 0 1 0 I 0 0 1 1 
Operation: RL 
RLC A 
{An+1) ~{An}, n = 0-6 
{AO) ~ {A7) 
Function: Rotate Accumulator Left through the Carry flag 
Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into 
the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected. 
Example: The Accumulator holds the value OC5H (11 000101 B), and the carry is zero. The instruction, 
RLC A 
leaves the Accumulator holding the value BAH (1 000101 OB) with the carry set. 
Bytes: 
Cycles: 
Encoding: I 0 0 1 1 I 0 0 1 1 
Operation: RLC 
(An+1) ~(An}, n = 0-6 
(AO) ~(C) 
(C)~ (A7) 




Function: Rotate Accumulator Right 
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Description: The eight bits in the Accumulator are rotated one bit to the right. Bit D is rotated into the bit 7 position. No 
flags are affected. 
Example: The Accumulator holds the value DC5H {11 DDD1 D1 B). The instruction, 
RR A 
leaves the Accumulator holding the value DE2H (111DDD1DB) with the carry unaffected. 
Bytes: 
Cycles: 
Encoding: I D O D 0 I D 0 1 1 
Operation: RR 
RRC A 
(An) f- (An+1), n = 0-6 
(A7) f- (AD) 
Function: Rotate Accumulator Right through the Carry flag 
Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right. Bit D moves 
into the carry flag; the original state of the carry flag moves into the bit 7 position. No other flags are 
affected. 
Example: The Accumulator holds the value DC5H {11 DDD1 D1 B), and the carry is zero. The instruction, 
RRC A 
leaves the Accumulator holding the value 62 (D110DD1DB) with the carry set. 
Bytes: 
Cycles: 
Encoding: I D D D 1 I D . D 1 1 
Operation: RRC 
(An) f- (An+1), n = D- 6 
(A7) f- (C) 
(C) f- (AD) 
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SETB <bit> 
Function: Set Bit 
Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No 
other flags are affected. 














Encoding: 11 0 I o 0 1 0 bit address 
Operation: SETB 
(bit} f- 1 
SJMP rei 
Function: Short Jump 
Description: Program control branches unconditionally to the address indicated. The branch destination is computed 
by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC 
twice. Therefore, the range of destinations allowed is from 128 bytes preceding this instruction to 127 
bytes following it. 







will assemble into location 0100H. After the instruction is executed, the PC will contain the value 0123H. 
(Note: Under the above conditions the instruction following SJMP will be at 1 02H. Therefore, the 
displacement byte of the instruction will be the relative offset (0123H-0102H} = 21 H. Put another way, an 
SJMP with a displacement of OFEH would be a one-instruction infinite loop.) 
2 
2 
11 0 0 0 lo 0 0 0 rei. address 
SJMP 
(PC) f- (PC) + 2 
(PC) f- (PC) + rei 
51 
Philips Semiconductors 
80C51 Family 80C51 family programmer's guide and instruction set 
SUBB A, <Src-byte> 
Function: Subtract with borrow 
Description: SUBB subtracts the indicated variable and the carry flag together from the Accumulator, leaving the result 
in the Accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C 
otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for 
the previous step in a multiple precision subtraction, so the carry is subtracted from the Accumulator along 
with the source operand.) AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a 
borrow is needed into bit 6, but not into bit 7, or into bit 7, but not bit 6. 
When subtracting signed integers OV indicates a negative number produced when a negative value is 
subtracted from a positive value, or a positive result when a positive number is subtracted from a negative 
number. 
The source operand allows four addressing modes: register, direct, register-indirect, or immediate. 
























will leave the value 7 4H (0111 01 OOB) in the Accumulator, with the carry flag and AC cleared but OV set. 
Notice that oC9H minus 54H is 75H The difference between this and the above result is due to the carry 
(borrow) flag being set before the operation. If the state of the carry is not known before starting a single 
or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction 
11 0 0 1 11 r r 
SUBB 
(A) ~ (A) - (C) - (Rn) 
2 
11 0 0 1 I a 0 1 I direct address 
SUBB 
(A) ~ (A)- (C)- (direct) 
1 
11 0 0 1 I a 
SUBB 
(A) ~ (A) - (C) - (Ri) 
2 
11 0 0 1 Ia 0 0 I immediate data I 
SUBB 





Function: Swap nibbles within the Accumulator 
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Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator (bits 3-0 and bits 
7-4). The operation can also be thought of as a four-bit rotate instruction. No flags are affected. 
Example: The Accumulator holds the value OC5H (11 000101 B). The instruction, 
SWAP A 






Function: Exchange Accumulator with byte variable 
Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time writing the 
original Accumulator contents to the indicated variable. The source/destination operand can use register, 
direct, or register-indirect addressing. 
Example: RO contains the address 20H. The Accumulator holds the value 3FH (00111111 B). Internal RAM location 


















will leave the RAM location 20H holding the values 3FH (00111111 B) and 75H (0111 0101 B) in the 
Accumulator. 
11 0 0 11 . r r 
XCH 
(A) fZ (Rn) 
2 
11 . 0 0 I o 0 1 I direct address 
XCH 
(A) f:Z (direct) 
11 0 0 Ia 
XCH 
(A) fZ ((Ri)) 
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XCHD A,@Ri 
Function: Exchange Digit 
Description: XCHD exchanges the low-order nibble of the Accumulator (bits 3-0), generally representing a 
hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified 
register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected. 
Example: RO contains the address 20H. The Accumulator holds the value 36H (00110110B). Internal RAM location 
20H holds the value 75H (0111 0101 B). The instruction, 
XCHD A,@RO 
will leave RAM location 20H holding the value 76H (0111 011 OB) and 35H (0011 0101 B) in the Accumulator. 
Bytes: 1 
Cycles: 
Encoding: 1'-1 ___ 0_1 __._l_o ___ ____, 
Operation: XCHD 
(Aa-o) ~ ((Ris-o)) 
XRL <dest-byte>,<Src·byte> 
Function: Logical Exclusive-OR for byte variables 
Description: XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the 
results in the destination. No flags are affected. 
The two operands allow six addressing mode combinations. When the destination is the Accumulator, the 
source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct 
address, the source can be the Accumulator or immediate data. 
(Note: When this instruction is used to modify an output port, the value used as the original port data will 
be read from the output data latch, not the input pins.) 
Example: If the Accumulator holds OC3H (11 000011 B) and register 0 holds OAAH (1 010101 OB) then the instruction, 
XRL A,RO 
March 1995 
will leave the Accumulator holding the value 69H (011 01 001 B). 
When the destination is a directly addressed byte, this instruction can complement combinations of bits in 
any RAM location or hardware register. The pattern of bits to be complemented is then determined by a 
mask byte, either a constant contained in the instruction or a variable computed in the Accumulator at 
run-time. The instruction, 
XRL P1,#00110001B 







Encoding: ,_1 o ___ 1_o-...IIL-1 __ r _r_r__J 
Operation: XRL 









(A) f- {A)¥ {direct) 
Encoding: l,_o_-:--_1_o_.~..l_o_1 __ 1_i:..,_,_j 
Operation: XRL 




Encoding:!,_ o ___ 1_o_.._l_o_1 __ o ....:..o ......J 
Operation: XRL 




Encoding: ._I o ___ 1_o__.l_o __ o_1___;,0--l 
Operation: XRL 




Encoding: ._I o ___ 1_o__._l_o_o __ 1 -......l 
Operation: XRL 
(direct) f- (direct)¥ #data 
March 1995 
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I immediate data I 
I direct address 
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direct address I I immediate data I 
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Military Standard Products 
UT69RH051 MicroController 






0 Three 16-bit timer/counters 
High speed output 
- Compare/capture 
- Pulse width modulator 
Watchdog timer capabilities 
0 256 bytes of on-chip data RAM 
0 32 programmable I/0 lines 
0 7 interrupt sources 
0 Programmable serial channel with: 
- Framing error detection 
Automatic address recognition 
0 TTL and CMOS compatible logic levels 
0 64K external data and program memory space 





P1.0 • P1.7 
March 199: 
0 Flexible clock operation 
1Hz to 20MHz with external clock 
- 2MHz to 20MHz using internal oscillator with 
external crystal 
0 Radiation-hardened process and design; total dose 
irradiation testing MIL-STD-883 Method 1019 
- Total dose: l.OE6 rads(Si) 
- Single event upset: <25.6E-6 errors/device-day 
- Latchup immune 
0 Post-radiation AC/OC ~rfonnance characteristics 
guaranteed to MIL-STD-883 Method 1019 testing at 
l.OE6 rads (Si) 
0 Built on low-power. l.2u C:-.fOS process 
0 Packaging options: 
- 40-pin DIP 
· - -44-lcad flatpack 





P3.0 • P3.7 
Figure 1. UT69RH051 MicroController Block Diagram 
- .--·: 
1.0 INTRODUCfiON 
The UT69RH051 is a radiation-tolerant 8-bit 
microcontroller that is pin equivalent to the Intel 8XC5IFC 
microcontroller. The UT69RH051 's static design allows 
operation from I Hz to 20MHz. This product brief will 
describe hardware and software interfaces to the 
UT69RH051. 
2.0 SIGNAL DESCRIPTION 
Von: +5V Supply voltage 
V ss: Circuit Ground 
Port 0 (PO.O - P0.7): Port 0 is an 8-bit port. Its pins are used 
as the low-order multiplexed address and data. bus during 
accesses to external program and data memory. Port 0 pins 
use strong internal pullups when emitting I 's, and are TTL 
compatible. 
Port 1 (Pl.O- P1.7): Port I is an 8-bit bidirectional I/0 port 
with internal pullups. The output buffers can drive TTL 
loads. When the Port I pins have 1 's written to them, they 
are pulled high by the internal pt.illups and can be used as 
inputs in this state. As inputs, any pins that are externally 
pulled low will source current because of the pullups. In 
addition, Port I pins have the alternate uses shown in 
table 1. 
Port 2 (P2.0- P2.7): Port 2 is an 8-bit port. Its pins are used 
as the high-order address bus during accesses to external 
Program Memory and during accesses to external Data 
Memory that uses 16-bit addresses (i.e., MOVX@DPTR). It 
uses strong internal pullups when emitting l's in this mode. 
During operations that do not require a 16-bit address, Port 
2 emits the contents of the P2 Special Function Registers 
(SFR). The pins have internal pullups and can drive TTL 
loads. 
Port 3 (p3.0- p3.7): Port3 is an 8-bit bidirectional I/0 port 
with internal pull ups. The output buffers can drive TTL 
loads. When the Port 3 pins have I 's written to them. they 
are pulled high by the internal pullups and can be used as 
inputs in this state. As inputs. any pins that are externally 
pulled low will source current because of the pull ups. In 
addition. Port 3 pins have the alternate uses shown in 
table 2. 
2 
~able 1. Port 1 Alternate Functions 
Port Alternate Alternate Function 
Pin Name 
Pl.O T2 External clock input to Timer/ 
Counter 2 
Pl.l T2EX Timer/Counter 2 Capture/Reload 
trigger and direction control 
Pl.2 ECI External count input to PCA 
Pl.3 CEXO External I/0 for PCA capture/ 
compare Module 0 
-
Pl.4 CEXl External I/0 for PCA capture/ 
compare Module I 
Pl.S CEX2 External I/0 for PCA capture/ 
compare Module 2 
Pl.6 CEX3 External I/0 for PCA capture/ 
compare Module 3 
Pl.7 CEX4 External I/0 for PCA capture/ 
compare Module4 
Table 2. Port 3 Alternate Functions 
Port Alternate Alternate Function 
Pin Name 
P3.0 RXD Serial port input 
P3.1 TXD Serial port output 
P3.2 INTO External interrupt 0 
P3.3 INTI External interrupt 1 
P3.4 TO External clock input for Timer 0 
P3.5 Tl External clock input for Timer 1 
P3.6 WR External Data Memory write 
strobe 
P3.7 RD External Data Memory read 
strobe 
RST: Reset Input. A high on this input for one oscillator 
period while the oscillator is running resets the device. All 
ports and SFRs reset to their default conditions. Internal 
data memory is undefincJ after reset. Program execution 
begins within 12 oscillator periods (one machine cycle) 
after the RST signal is brought low. RST contains an 
internal pulldown resiq,,r to allow implementing power-up 
reset with only an external capacitor. 
" :.: 
... _ 
ALE: Address Latch Enable. The ALE output is a pulse for 
latching the low byte of the address during accesses to 
external memory. In normal operation the ALE pulse is 
output every sixth oscillator cycle and may be used for 
external timing or clocking. However, during each access to 
external Data Memory (MOVX instruction), one ALE pulse 
is skipped. 
PSEN: Program Store Enable. This active low signal is the 
read strobe to the external program memory. PSEN is 
activated every sixth oscillator cycle except that two PSEN 
activations are skipped during external data memory 
accesses. 
EA: External Access Enable. This pin should be strapped to 
V ss (Ground) for the UT69RH05l. 
XTALI: Input to the inverting oscillator amplifier. 
XTAL2: Output from the inverting oscillator amplifier. 
(T2) P1.0 Voo 
(T2EX) P1.1 PO.O (ADO) 
(ECI) P1.2 P0.1 (AD1) 
(CEXO) P1.3 P0.2 (AD2) 
(CEX1) P1.4 P0.3 (AD3) 
(CEX2) P1.5 P0.4 (AD4) 
(CEX3) P1.6 PO.S (ADS) 
(CEX4) P1.7 P0.6 (ADS) 
RST P0.7 (AD7) 
(RXD) P3.0 EA 
(TXD) P3.1 ALE 
~ P5EN P3.2 ( ) P3.3 P2.7 (A15} 
(TO) P3.4 P2.6 (A14) 
(T1) P3.5 P2.5 (A13) 
(WR) P3.6 P2.4 (A12) 
(Ri5) P3.7 P2.3 (A11) 
XTAL2 P2.2 (A10) 
XTAL1 P2.1 (A9) 
Yss P2.0 (A8) 
Figure 2. UT69RH051 Pin Connections 
2.1 Hardware/Software Interface 
2.1.1 Memory 
The UT69RH051 has a separate address space for Program 
and Data Memory. Internally the UT69RH051 contains 25( 
bytes of Data Memory. It can address up to 64Kbytes of 
external Data Memory and 64Kbytes of external Program 
Memory. 
2.1.1.1 Program Memory 
There is no internal program memory in the UT69RH051. 
All program memory is accessed as external through ports 
PO and P2. The EA pin must be tied to Vss (ground) to 
enable access to external locations ~ through 7FFFH. 
2.1.1.2 Data Memory 
The UT69RH05l implements 256 bytes of internal data 
RAM. The upper 128 bytes of this RAM occupy a parallel 
address space to the SFRs. The CPU determines if the 
internal access to an address above 7FH is to the upper 128 
bytes of RAM or to the SFR space by the addressing mode 
of the instruction. If direct addressing is used, the access is 
to the SFR space. If indirect addressing is used, the access i 
to the internal RAM. Stack operations are indirectly 
addressed so the upper portion of RAM can be used as stacl 
space. Figure 3 shows the organization of the internal Data 
Memory. 
The first 32 bytes are reserved for four register banks of 
eight bytes each. The processor uses one of the four banks 
as its working registers depending on the RS 1 and RSO bits 
in the PSW SFR. At reset. bank 0 is selected. If four registe 
banks are not required. use the unused banks as general 
purpose scratch pad memory. The next 16 bytes (128 bits) 
are individually bit addressable. The remaining bytes are 
byte addressable and can be used as general purpose scratct 
pad memory. For addresses 0- 7FH. use either direct or 
indirect addressing. For addresses larger than 7FH. use only 
indirect addressing. 
In addition to the internal Data t-.1emory. the processor can 
access 64 Kbytes of external Data Memory.Thc MOVX 
instruction accesses external Data Memory. 
2.1.2 Special Function Registers 
Table 3 contains the SFR memory map. Unoccupied 
addresses are not implemented on t11e device. Read accesse! 
to these addresses will return unknown values anJ write 
accesses will have no effect. 
, ... 8 BYTES ... , 
FS FF 
FO F7 
INDIRECT • .. 
ACCESS 
• • ONLY 
• • 
88 SF SCRATCH 







DIRECTOR 30 37 
INDIRECT 
ACCESS 28 2F BIT 
ADDRESSABLE 
20 27 SEGMENT 
18 1F 




Figure 3. Internal Data l\1emory Organization 
2.1.3 Reset 
The reset input is the RST pin. To reset. hold a the RST pin 
high for a minimum of 24 oscillator period while the 
oscillator is running. The CPU generates an internal reset 
from the external signal. The p;rts pins are driven to the 
reset state as soon as a valid high is detected on the RST 
pin. 
While RST is high. PSEN. ALE. and the port pins are 
pulled weakly high. All SFRs are reset to their reset values 
as shown in table 3. The intem:ll Data t-.kmory content is 
indetenninate. 
4 
1l1e processor will begin operation one machine cycle after 
the RST line is brought low. A memory access occurs 
immediately after the RST line is brought low. but the data 
is not brought into the processor. The memory access 
repeats on the next machine cycle and actual processing 
begins at that time. 
2.1.4 Instruction Set 
The instruction set for the UT69RH051 is compatible to the 
Intel MCS-51 instruction set used on the 8XC51FC. 
~ 
Table 3. SFR Memory Registers 
~ F8 CH CCAPOH CCAP1H CCAP2H CCAP3H CCAP4H FF 
00000000 xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx 
FO B F7 
00000000 
E8 CL CCAPOL CCAP1L CCAP2L CCAP3L CCAP4L EF 
00000000 xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx 
EO ACC E7 
00000000 
08 CCON CMOO CCAPMO CCAPM1 CCAPM2 CCAPM3 CCAPM4 OF 
ooxooooo ooxxxooo XCX>OOOOOO xoooooooo X()()'J()()(X)() X ()()'J()()(X)() X ()()'J()()(X)() 
DO PSW 07 
00000000 
C8 T2CON T2MOO RCAP2L RCAP2H TL2 TH2 CF 
00000000 xx.xxxxoo ()(X)()()(X)() 00000000 00000000 00000000 
co C7 
B8 IP SAD EN BF 
xooooooo 00000000 
BO P3 IPH B7 
11111111 xoooooooo 
A8 IE SAO OR A.F 
00000000 00000000 




SCON SBUF 9F 
00000000 xxxxxxxx 
90 PI 97 
11111111 
88 TCON TMOO TLO TL! THO TH1 8F 
00000000 00000000 ()(X)()()(X)() 00000000 00000000 00000000 
80 PO SP DPL DPH PCON 87 
11111111 CXXXXl111 ()(X)()()(X)() 00000000 OOXXOOXX 
Notes: 
I. Values shown are the reset values of the registers. 
2. X = undefined. · 
3.0 RADIATION HARDNESS 
. The UT69RH051 incorporates special design and layout 
features which allow operation in high~ level radiation 
environments. UTMC has developed special 
low-temperature processing techniques designed to 
enhance the total-dose radiation hardness of both the 
gate oxide and the field oxide while maintaining the 
RADIATION HARDNESS DESIGN SPECIFICATIONS 1 
PARAMETER 
circuit density and reliability. For transient radiation 
hardness and Iatchup immunity, UTMC builds all e 
radiation-hardened products on epitaxial wafers using an 
advanced twin-tub CMOS process. In addition, UTMC 
pays special attention to power and ground distribution 
during the design phase, minimizing dose-rate upset 
caused by rail collapse. 
CONDITION MINIMUM UNIT 
Total Dose +25°C per MIL-STD-883 Method 1019 l.OE6 rads(Si) 
Dose Rate Upset ::;; 4!lS pulsewidth l.OE8 
Dose Rate Survival 20ns pulsewidth l.OE10 
LET Threshold -ssoc to + l25°C 36 
Neutron Fluence 1MeV equivalent l.OE14 
Note: 
1. The UT69RH051 will not latchup during radiation exposure under recommended operating conditions. 
4.0 ABSOLUTE MAXIMUM RATINGS 1 
(Referenced to Vss) 
SYMBOL PARAMETER 
Voo DC Supply Voltage 
Vuo Voltage on Any Pin 
TsTG Storage Temperature 
Po Maximum Power Dissipation 
TJ Maximum Junction Temperature 
81c Thermal Resistance, Junction-to-Case 2 
Ir DC Input Current 
Notes: 
LIMITS 
-0.5 to 7.0 
-0.5 to Voo+3V 


















1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation 
of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to 
absolute maximum rating conditions for extended periods may affect device reliability. 
2. Test per MIL-STD-883, Method 1012. 
6 
6.0 DC ELECfRICAL CHARACfERlSTICS (Pre/Post-Radiation)• 
~ Voo = s.ov ±10%;TA = -ssoc < Tc < +l25°C) 
SYMBOL PARAMETER CONDITION MINIMUM MAXIMUM 
VIL Low-level Input Voltage -0.5 .8 
VIH High-level Input Volta~ 2.0 Voo+0.3 
(except XTAL2, RST, EA 
VIHI High-level Input Voltage 3.85 Voo+0.3 
(XTAL, RS1) 
VoL Low-level Output Voltage1 loL = 100t.tA 0.3 
(Ports 1, 2 and 3) 
loL = 1.6mA 0.45 
loL = 3.5mA 1.0 
You Low-level o~uotflta§e1 loL = 200!1A 0.3 
(Port 0, AL R , P EN) 
IoL = 3.2mA 0.45 
IoL = 7.0mA 1.0 
VoH High-level Output Voltage loH = -10!J.A 4.2 
(Ports 1, 2, and 3 
ALE/'.PROG and PSEN) loH = -30!J.A 3.8 
loH = -60!J.A 3.0 
VoHl High-level Output Voltage IoH = -200!J.A 4.2 
(Port 0 in External Bus Mode) 
loH = -3.2mA 3.8 
loH = -7.0mA 3.0 
IlL Logical 0 Input Current VIN = 0.45V -50 
(Ports 1, 2, and 3) 
Iu Input Leakage Current VIN = V1L or VIH ±10 
(Port 0) 
ITL Logical 1 to 0 Transition Current VJN = 2V -650 
(Ports 1, 2, and 3) 
Cm Pin Capacitance @ 1MHZ,25°C 10 
Icc Power Supply Current: Note2 52 
(Running at 16MHz) 
Notes: 
• Post-radiation performance guaranteed at 25°C per MIL-STD-883. 
1. Under steady state (non-transient) conditions,_loL must be limited externally as follows: 
Maximum loL per port pin: lOrnA 
Maximum loL per 8-bit port-
Port 0: 26rnA 
Ports 1, 2, & 3: 15rnA 
Maximum total IoL for all output pins: 71mA 
If IoL exceeds the test condition, VoL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test 
conditions. 


























RST EA ~----' 
CLOCK (NC XTAL2 
SIGNAL---.! XTAL1 
Vss 
tcLCH = tc.JcL = Sns 
Figure 4. Ioo Test Condition, Active Mode 
All other pins disconnected 
Voo-0.5 ----------- -.;::~7VVoooo..{).1 
0.45V 
Figure 5. Clock Signal Waveform for Icc Tests in Active and Idle Modes 
t.cLCH = tcHCL = 5ns 
J!:j' 7.0 AC CHARACTERISTICS READ CYCLE (Post-Radiation)• 
(Voo = s.ov ± 10%; -ssoc < Tc < +l25°C) 
SYMBOL PARAMETER 
tCLCL Clock Period 
1/tcLCL Oscillator Frequency 
tun.L ALE Pulse Width 
tAVLL Address Valid to ALE Low 
tl...LAX Address Hold after ALE Low 
tLuv ALE Low to Valid Instruction In 
tuPL ALE Low to PSEN Low 
tpLPH FSEN Pulse Width 
tpuv FSEN Low to Valid Instruction In 
tp)(lX Input Instruction Hold after~ 
tpXIZ Input Instruction Float After P'S"EN 
tAVIV Address to Valid Instruction In 
tpLAZ FSEN Low to Address Float 
tRLRH RD Pulse Width 
' 
tWLWH WF: Pulse Width 
tRLDV 'RlJ Low to Valid Data In 
tRHDX Data Hold After 'RlJ 
tRHDZ Data Float After RD 
tLLDV ALE Low Valid Data In 
tAVDV Address to Valid Data In 
tLLWL ALE Low to RD or WR Low 
1AVWL Address Valid to WR Low 
tovwx Data Valid Before WR 
twHQX Data Hold After WR 
tovwH Data Valid to WR High 
tRLAZ RD Low to Addre·ss Float 










6 tcLCL -100 
6 tcLCL -100 
0 
3 tCLCL·50 
4 tcLCL -130 
tcLCL -50 
tcLCL -50 
7 tcLCL -150 
tcLC!. -+0 







4 tcLcv100 ns 
ns 
ns 
3 tcLcv105 ns 
ns 
tcLcL-25 ns 




5 tcLcL-165 ns 
ns 
2 tcLCL·60 ns 
8 tcLcL-150 ns 
9 tcLcL-165 ns 






tcLCL +40 ns 
9 
ALE 
PORTO ____ __, 
AO. A7 
PORT2 _____ __, 
AB·A15 





AO • A7 FROM PC INSTR IN 
AS· A15 FROM PCH 
Figure 7. External Data Memory Read Cycle Waveforms 
v " ,/ ALE _./ ~ tlHLL ... 
~-twHLH 
tLLWL twLWH 
--+ f+- " / tAVLL tawtX f4- ILLAX+ -=. ~~WH(";X 
tavwH 
PORTO =:>---< AO ·A7 FROM AI OR DPL DATA OUT ~ AO · A7 FROM PC INSTR IN 
~ 
lAVWL 
PORT2 ==> P2.0 • P2.7 OR A8 ·A15 FROM OPH AS. A15 FROM PCH 
Figure 8. External Data l\lemory Write Cycle Waveforms 
8.0 SERIAL PORT TIMING CHARACfERISTICS 
(Voo = s.ov ± 10%; -ssoc < Tc < +125°C) 
SYMBOL PARAMETER 
tXLXL Serial Port Clock Period 
tovXH Output Data Setup to Oock Rising Edge 
tXHQX Output Data Hold after Oock Rising Edge 
tXHDx Input Data Hold after Clock Rising Edge 
tXHDv Clock Rising Edge to Input Data Valid 
0 
ALE 
CLOCK ......................... ~ 
OUTPUT DATA 
(WRITE TO SSUF) 
INPUT DATA ---------------.. 




10 tcLCL -133 
2 tcLCL·70 
0 
4 5 6 
Figure 9. Serial Port Timing Waveforms 
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Figure 10. External Clock Drive Timing Waveforms 
MAXIMUM UNIT 























0.010 + 0;Q.02J 
-I- -0.001 
E 
... 0.600 ± 0.010 
(AT SEATING PlANE) 
END VIEW 
52 
51 0.005 MIN. typ. 
















I. All package finishes are per M!L-I-38535. 
2. Letter designations are for cross-reference MIL-STD-1835. 
Figure II. 40-pin Side-Brazed DIP 
TBD 
t 
Figure 12. 44-Lead Flatpack 
13 
APPENDIX A 
Difference Between Intel 8XC51FC and UTMC69RH051 
There are a few areas in which the UT69RH051 differs from 
the 8XC51FC. These differences will be covered in this 
section. In this discussion, 8XC51FC will be used 
generically to refer to all speed grades of the Intel 
8XC51FC family, including the 20MH.z 8XC51FC-1. 
1.0 RESET 
The UT69RH05l requires the RST input to be held high for 
at least 24 oscillator periods to guarantee the reset is 
completed in the chip. Also, the port pins are reset 
asynchronously as soon as the RST pin is pulled high. On 
the UT69RH05l all portions of the chip are reset 
synchronously when the RST pin is high during a rising 
edge of the input clock. When coming out of reset, the 
8XC5IFC takes 1 to 2 machine cycles to begin driving ALE 
;UJd l'SEN immediately after the RST is removed but the 
access during the flrst machine cycle after reset is ignored 
hy the processor. The second cycle will repeat the access 
and processing will begin. 
2.0 POWER SAVING MODES OF OPERATION 
2.1 Idle Mode 
Idle mode and the corresponding control bit in the PCON 
SFR have not been implemented in the UT69RH05l. 
Setting the idle control bit will have no effect. 
14 
2.2 Power Down Mode 
Power down mode and the corresponding control bit in the 
PCON register have not been implemented in the 
UT69RH05l. Setting the power down control bit will have 
no effect. Also, the Power Off Flag in the PCON has not 
been implemented. 
3.0 ON CIRCUIT EMULATION 
The On Circuit Emulation mode of operation in the 
8XC51FC has not been implemented in the UT69RH051. 
4.0 OPERATING CONDITIONS 
The operating voltage range for the 8XC51FC is 5V ± 20%. 
The operating temperature range is oo to 70°C. On the 
UT69RH051. the operating voltage range is 5V ± 10%. The 
operating temperature range is -55° to +125°C. 
APPENDIXB 
Impact of External Program ROM 
The 8051 family of microcontrollers, including the 
8XC51FC, use ports 0 and 2 to access external memory. In 
implementations with external program memory, these two 
ports are dedicated to the program ROM interface and can 
not be used as Input/Output ports. The UT69RH051 uses 
external program ROM, so ports 0 and 2 will not be 
available for 1/0. 
1'\ 
Military Standard Products 
UT28F64 Radiation-Hardened 8K x 8 PROM 
Preliminary Data Sheet 
UNITED 
TECHNOLOGIES 
MICROELECTRONICS CENTER May 1994 
FEATURES 
0 Programmable, read-only, asynchronous, radiation-
hardened, 8K x 8 memory 
- Supported by industry standard programmers 
0 35ns maximum address access time (-55 °C to 
+125 °C) 
0 TTUCMOS compatible input and output levels 
0 Three-state data bus 
0 Low operating and standby current 
- Operating: 140mA maximum @28.5MHz 
- Standby: lmA maximum (post-rad) 
- Derating: 5mAJMHz 
0 Radiation-hardened process and design; total dose 
irradiation testing to MIL-STD-883, Method 1019 
- Total dose: l.OE6 rads(Si) 
- Single event effects: 
Latchup threshold 80 MeV-cm2/mg (min) 
- Dose rate upset: l.OE8 rads(Si)/sec 
- Dose rate survival: l.OElO rads(Si)/sec 




C QML Q & V compliant part (check factory for 
availability) 
- AC and DC testing at factory 
0 Packaging options: 
- 28-pin 100-mil center DIP (0.600 x 1.4) 
- 28-lead 50-mil center flatpack (0. 700 x 0. 75) 
- 28-lead 50-mil center flatpack (0.490 x 0.74) 
0 Voo: 5.0 volts :± lOo/c: 
PRODUCT DESCRIPTION 
The UT28F64 amorphous silicon anti-fuse PROM is a 
high performance, asynchronous, radiation-hardened, 
8K x 8 programmable memory device. The UT28F64 
PROM features fully asychronous operation requiring no 
external clocks or timing strobes. An advanced radiation-
hardened twin-well CMOS process technology is used to 
implement the UT28F64. The combination of radiation-
hardness, fast access time, and low power consumption 
make the UT28F64 ideal for high speed systems designed 





Figure 1. PROM Block Diagram 
DE""iiCE OPERATION 
The UT28F64 has three control inputs: Chip Enable (CE), Program Enable (PE), and Output Enable (OE); 
thirteen address inputs, A(12:0); and eight bidirectional 
data lines, DQ(7:0). CE is the device enable input that 
controls chip selection, active, and standby modes. 
Asserting 'CE causes Ioo to rise to its active value and 
decodes the fifteen address inputs to select one of 8,192 
words in the memory. PE controls program and read 
operations. During a read cycle, OE must be asserted to 


























































ABSOLUTE MAXIMUM RATINGS 1 
(Referenced to Vss) 
SYMBOL PARAMETER 
Voo DC supply voltage 
VIJo Voltage on any pin 
Tsro Storage temperature 
Po Maximum powe! dissipation 
TJ Maximum junction temperature 
8Jc Thermal resistance, junction-to-case 2 




rn Chip Enable 
00 Output Enable 
PE Program ~nable 
DQ(7:0) Data Input/Data Output 
Table 1. Device Operation Truth Table 1 
<JE PE rn I/O MODE MODE 
X 1 1 Three-state Standby 
0 1 0 Data Out Read 
1 0 0 Data In Program 
1 1 0 Three-state Read 2 
Notes: 
1. "X" is defined as a udc>n't care" condition. 
2. Device active; outputs disabled. 
LIMITS UNITS 
-0.3 to 7.0 v 
-0.5 to (V DD + 0.5) v 




= 10 rnA 
I. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation 
of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 




RECOMMENDED OPERATING CONDITIONS 
SYMBOL PARAMETER 
Voo Positive supply voltage 
Tc Case temperature range 
VrN DC input voltage 
DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)* 
(Voo = s.ov ± 10%; -55oc < Tc < + 125°C) 
SYMBOL PARAMETER CONDITION 
Vm High-level input voltage (CMOS) 
Vm High-level input voltage (TIL) 
VrL Low-level input voltage (CMOS) 
VrL Low-level input voltage (TIL) 
VoL Low-level output voltage IoL = 200!1A, Voo = 4.5V 
(CMOS) 
VoL Low-level output voltage IoL = 4.0mA, Voo = 4.5V (TIL) 
VoH High-level output voltage IoH = -200J.LA, V00 = 4.5V 
(CMOS) 
VoH High-level output voltage IoH = -400J.LA, VDD = 4.5V (TIL) 
CrN 1 Input capacitance f = 1MHz@ OV, V00 = 4.5V 
Cro 1 Bidirectional I/0 capacitance f = 1MHz@ OV, V00 = 4.5V 
lrN Input leakage current VrN = Voo and Vss 
Ioz Three-state output leakage V0 = V00 and Vss 
current Voo = s.sv 
OE = 5.5V 
Ios 2•3 Short-circuit output current Von= 5.5V, Vo = Voo 
Voo = 5.5V, Vo = ov 
Ioo(OP)4 Supply current operating CMOS inputs (i.e., Im;'T = 0) 
@28.5MHz Voo = 5.5V 
Ioo(SB) Supply current standby CMOS inputs (i.e., Iot.;'T = 0) 
pre-rad CE = Voo- 0.5, Voo = 5.5V 
loo(SB) Supply current standby CMOS inputs (i.e., Ioc'T = 0) 
post-rad IT= Voo- 0.5, Voo = 5.5V 
~otes: 
• Post-radiation performance guaranteed at 25cC per MIL-STD-883 Method 1019 at l.OE6 rad.s(Si) 
LIMITS 
4.5 to 5.5 
-55 to +125 









I. Measured only for initial qualification, and after process or design changes that could affca input·output capacJtanct. 
2. Supplied as a design limit but not guaranteed or tested. 
3. Not more than one output may be shorted at a time for maximum duration of one second. 
























A combination of PE greater than Vru(min), and CE less 
than VIL(max) defmes a read cycle. Read acc_ess time is 
measured from the latter of device enable, output enable, 
or valid address to valid data output. 
An address access read is initiated by a change in address 
inputs while the chip is enabled with OE asserted and PE 
deasserted. Valid data appears on data output, DQ(7:0), 
after the specified tAVQV is satisfied. Outputs remain 
active throughout the entire cycle. As long as device 
enable and output enable are active, the address inputs 
may change at a rate equal to the minimum read cycle 
time. 
AC CHARACTERISTICS READ CYCLE (Post-Radiation)* 
(Voo = 5.ov ± 10%; -55oc < Tc < +125°C) 
SYMBOL PARAMETER 
tAVAV Read cycle time 
tAVQV Read access time 
tJ\XQX Output hold time_ 
tGLQX OE-controlled output enable time 
tGLQY OE-controlled output enable time 
tGHQZ OE-controlled output three-state time 
tELQX CE-controlled output enable time 
tELQV CE-controlled access time 
tEHQZ CE-controlled output three-state time 
~otes: 
The chip enable-controlled access is initiated by cr goir 
active while nE remains asserted, PE remains deasserte 
and the addresses remain stable for the entire cycle. Aftt 
the specified tELQV is satisfied, the eight-bit word addre: 
by A(12:0) is accessed and appears at the data outputs 
DQ(7:0). 
Output enable-controlled access is initiated by OE going 
active while cr is asserted, PE is deasserted, and the 
addresses are stable. Read access time is toLQV unless 
tAVQV or tELQV have not been satisfied. 
28F64-35 28F64-45 UNil 
MIN MAX MIN MAX 
35 45 ns 
35 45 ns 
0 0 ns 
0 0 ns 
15 20 ns 
15 20 ns 
0 0 ns 
35 45 ns 
15 20 ns 








I laLOV ~: ·4 
00(7:0) <x:g: 
tAvav j :. ~· j 
..,.4_ _ __;t:QA.!.:VO~V.:..__-1~.,1 
: tAXax 








X ------><====><==><~:>~----' j 
Figure 2. PROM Read Cycle 
RADIATION HARDNESS 
The UT28F64 PROM incorporates special design and 
layout features which allow operation in high-level 
radiation environments. UTMC has developed special 
low-temperature processing techniques designed to 
enhance the total-dose radiation hardness of both the 
gate oxide and the field oxide while maintaining the 
RADIATION HARDNESS DESIGN SPECIFICATIONS 1 
PARAMETER 
circuit density and reliability. For transient radiation 
hardness and latch up immunity, UTMC builds all 
radiation-hardened products on epitaxial wafers using an 
advanced twin-tub CMOS process. In addition, UTMC 
pays special attention to power and ground distribution 
during the design phase, minimizing dose-rate upset 
caused by rail collapse. 
CONDITION MINIMUM UNIT 
Total Dose +25°C per MIL-STD-883 Method 1019 l.OE6 rads(Si) 
Dose Rate Upset ~ 4~ pulsewidth l.OE8 rads(Si)/sec 
Dose Rate Survival 20ns pulsewidth l.OElO rads(Si)/sec 
LET Threshold -ssoc to + l25°C 80 MeV-cm2/mg 
Neutron Fluence lMeV equivalent l.OE14 n/cm2 
Sotes: 
1. The PROM will not latchup during radiation exposure under re<:ommcnded operating conditions. 
5 
0 
1.400 ± 0.020 I 
:1 
PIN N0.110. D 
0 0 
0 0 ~ ro J 
0.595 ± 0.015 
TOP VIEW 
S2 
0.175 MAX. S 
A ( 0.005 MIN. 
' -f ~ 0.100 MAX. 





1. Seal ring to be electrically isolated. 
2. All exposed metalized areas to be plated per MIL-I-38535. 
3. Ceramic to be opaque. 
4. Dimension letters refer to MIL-STD-1835. 




0.600 + 0.020 
-0.010 
c . j j 
•.• ,.+ •. X 
- 0.001 
END VIEW 
lh... \:;:. D 
loe-----0.750 :t O.Q15 ------1 
l 
0.330 MIN. 
In n n n In In 1r-.. '---"'-
E 
0. 700 :t 0.015 
- 11..1 7 
PIN NO.1 10. 
TOP VIEW 
Notes: 
1. Seal ring to be electrically isolated. 
2. All exposed metalized areas to be plated per-Mll-1-38535. 
3. Ceramic to be opaque. · 









(AT CERAMIC BODY) 
SIDE VIEW 
Figure~- 28-Lead 50-mil Center Flatpack (0. 700 x 0. /S1 
7 
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r I· E1 0.550 MAX ~b0.019 
L.:D., 0.015 28 PLACES 





















1. All exposed metalized areas are gold plated over electroplated nickle 
per MIL·M-38510. 
2. The lid is electrically connected to V SS· 
3. Lead finishes are in accordance with MIL·I-38535. 
4. Dimension letters refer to MIL-STD-1835. 
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Fjgure 5. 28-Lead 50-mil Center Flatpack (0.490 x 0. 74) 
ORDERING INFORMATION 
(:~- 64K PROM: Prototypes, Reduced High-Reliability, & Class S 
UT 28F64 * - ** * * * * 
Notes: 
-r- -r-. 
L Total Dose: 
(H) 1E6 rads(Si) per MIL-STD-883, Method 1019 
(R) lES rads(Si) per MIL-STD-883, Method 1019 
(5) = lES rads(Si) verified with an X-ray monitor 
( ) = Total dose characteristics neither tested nor guaranteed 
'---- Lead Finish: 1 
(A) Hot solder dipped 
(C) = Gold 
(X) = Factory Option (gold or solder) 2 
'----- Screening: 
(S) Oass S per MIL-STD-883, Method 5004 only (QO, per Method 5005, may be purchased 
separately) 3 
(V) See note 4 
(Q) See note 4 
(C) Reduced High-Reliability flow 5 
(P) Prototype flow 6 
1------ Package TYpe: 
(P) 28-lead ceramic side-brazed DIP 
(W) = 28-lead ceramic top-brazed flatpack (0.050" lead pitch; 0. 700" x 0. 750" body) 
(X) = 28-lead ceramic bottom-brazed flatpack (O.oso·· lead pitch; 0.490" x 0.740" body) 
'-------- Access Time: 
(35) = 35ns access time 
( 45) = 45ns access time 
'----------- Device "JYpe Modifier: 
(T) TTI..~ompatible UO levels 
(C) = CMOS~ornpatible UO levels 
1. Lead finish (A,C, or X) must be specified. 
2. If an "X" is specified, part marking will match the lead finish and will be either"/\.' (solder) or "C" (gold). 
3. Total dose must be specified. (Not available without radiation hardening.) 
4. lltis device will be offered as a MIL-I-38535 QML Q, QML V, or SMD device. Anticipated availability is 309-!. Please contact l;TMC for the 
correct part number and ordering information. 
5. Reduced High-Reliability flow per UTMC Manufacturing Flows Technical Description. De\ices have~ hours of burn-in and are rested at -55°C, 
room temperature, and l25°C. Radiation characteristics are neither tested nor guaranteed and may not be specified. 
6. Prototype flow per UTMC Manufacturing Flows Technical Description. Devices have prototype assembly and are tested at zsoc only. Radiation 










UT67164 Radiation-Hardened SK x 8 SRAM -- SEU Hard 
Data Sheet 
eUNITED TECHNOLOGIES MICROELECTRONICS CENTER 
FEATURES 
0 55ns maximum address access time, single-event 
upset less than l.OE-10 errors/bit-day 
(-55°Cto +125°C) 
0 Asynchronous operation for compatibility with 
industry-standard 8Kx 8 SRAM 
0 TfL..compatible input and output levels 
0 Three-state bidirectional data bus 
0 Low operating and standby current 
0 Full military operating temperature range, -55°C to 
+ 125°C, screened to specific test methods listed in 
Table I MllrSTD-883 Method 5004 for Class S or 
Class B 
0 Radiation-hardened process and design; total dose 
irradiation testing to MllrSTD-883 Method 1019 
Total-dose: 1.0E6 rads (Si) 
Dose rate upset: 1.0E9 rads (Si)/sec 
Dose rate survival: 1.0E12 rads (Si)/sec 
Single-event upset: <l.OE-10 errors/bit-day 
0 Industry standard (JEDEC) 64K SRAM pinout 
0 Packaging options: 
- 28-pin 100-mil center DIP (.600 x 1.2) 
- 28-pin 50-mil center flatpack (.700 x .75) 
0 5-volt operation 
0 Post-radiation AC/DC performance characteristics 
guaranteed by MllrSTD-883 Method 1019 testing 







Figure 1. SRAM Block Diagram 
February 1992 
INTRODUCTION 
The UT67164 SRAM is a high performance, 
asynchronous, radiation-hardened, 8K x 8 random access 
memory conforming to industry-standard fit, form, and 
function. The UT67164 SRAM features fully static 
operation requiring no external clocks or timing strobes. 
UTMC designed and implemented the UT67164 SRAM 
using an advanced radiation-hardened twin-well CMOS 
process. Advanced CMOS processing along with a device 
enable/disable function result in a high performance, 
power-saving SRAM. The combination of 
radiation-hardness, fast access time, and low power 
consumption make UT67164 ideal for high-speed 
systems designed for operation in radiation 
environments. 
PIN NAMES 
A(12:0) Address w Write 
DQ(7:0) Data Input/Output G Output Enable 
E1 Enable 1 Voo Power 















Figure 2. SRAM Pinout 
DEVICE OPERATION 
The UT67164 has four control inputs called Enable 1 
(EI), Enable 2 (E2), Write Enable (W), and Output 
Enable (G); thirteen address inputs, A(12:0); and eight 
bidirectional data lines, DQ(7:0). E1 and E2 are device 
enable inputs that control device selection, active, and 
standby modes. Asserting both EI and E2 enables the 
device, causes IDD to rise to its active value, and decodes 
the thirteen address inputs to select one of 8,192 words 
in the memory. W controls read and write operations. 
During a read cycle, G must be asserted to enable the 
outputs. 
Table 1. Device Operation Truth Table 
G w E1 E2 I/O Mode Mode 
xi X X 0 3-state Stand-by 
X X 1 X 3-state Stand-by 
X 0 0 1 Data in Write 
1 1 0 1 3-state Read 2 
0 1 0 1 Data out Read 
Notes: 
1. "X" is defined as a "don't care" condition. 
2. Device active; outputs disabled. 
READ CYCLE 
A combination ofW greater than Vrn(min), Elless than 
VrL(max), and E2 greater than Vm(min) defines a read 
cycle. Read access time is measured from the latter of 
device enable, Output Enable, or valid address to valid 
data output. 
Read Cycle 1, the Address Access read in figure 3a, is 
initiated by a change in address inputs while the chip is 
enabled with TI asserted and W deasserted. Valid data 
appears on data outputs DQ(7:0) after the specified 
tAVQV is satisfied. Outputs remain active throughout the 
entire cycle. As long as device enable and output enable 
are active, the address inputs may change at a rate equal 
to the minimum read cycle time (tAVAV)· 
Figure 3b shows Read Cycle 2, the Chip 
Enable-controlled Access. For this cycle, G remains 
asserted, W remains deasserted, and the addresses 
remain stable for the entire cycle. After the specified 
tETQV is satisfied, the eight-bit word addressed by 
A(12:0) is accessed and appears at the data outputs 
DQ(7:0). 
2 
Figure 3c shows Read Cycle 3, the Output 
Enable-controlled Access. For this cycle, EI and E2 are 
asserted, W is deasserted, and the addresses are stable 
before G is enabled. Read access time is toLQV unless 
tAVQV or tErQV have not been satisfied. 
WRITE CYCLE 
A combination ofW less than Vn..(max), Elless than 
Vn..(max), and E2 greater than Vrn(min) defines a write 
cycle. The state of G is a "don't care" for a write cycle. 
The outputs are placed in the high-impedance state 
when either G is greater than Vrn(min), or when W is 
less than VrL(max). 
Write Cycle 1, the Write Enable-controlled Access shown 
in figure 4a, is defined by a write terminated by W going 
high, with El and E2 still active. The write pulse width is 
defined by tWLWH when the write is initiated by W, and 
by tEIWH when the write is initiated by the latter of EI 
or E2. Unless the outputs have been previously placed in 
the high-impedance state by G, the user must wait 
tWLQz before applying data to the eight bidirectional 
pins DQ(7:0) to avoid bus contention. 
Write Cycle 2, the Chip Enable-controlled Access shown 
in figure 4b, is defined by a write terminated by the latter 
of El or E2 going inactive. The write pulse width is 
defmed by tWLEF when the write is initiated by W, and by 
tETEF when the write is initiated by the latter of EI or E2 
going active. For theW initiated write, unless the 
outputs have been previously placed in the 
high-impedance state by G, the user must wait tWLQz 
before applying data to the eight bidirectional pins 
DQ(7:0) to avoid bus contention. 
RADIATION HARDNESS 
The UT67164 SRAM incorporates special design and 
layout features which allow operation in high-level 
radiation environments. UTMC has developed special 
low-temperature processing techniques designed to 
enhance the total-dose radiation hardness of both the 
gate oxide and the field oxide while maintaining the 
circuit density and reliability. For transient radiation 
hardness and latch up immunity, UTMC builds all 
radiation-hardened products on epitaxial wafers using an 
advanced twin-tub CMOS process. In addition, UTMC 
pays special attention to power and ground distribution 
during the design phase, minimizing dose-rate upset 
caused by rail collapse. 
Total Dose 
Table 2. Radiation Hardness 
Design Specifications 1 
l.OE6 rads(Si) 




Dose Rate Upset l.OE9 
Dose Rate Survival l.OE12 
rads(Si)/s 20ns pulse 
rads(Si)/s 20ns pulse 
10-10 
10 -10 
10 -ll • 
• 
Single-Event Upset l.OE-10 errors/bit-day 2 
Neutron Fluence 3.0E14 n/cm2 
Notes: 
1. The SRAM will not latch up during radiation exposure 
under recommended operating conditions. 
2. 90% Adam's worst case spectrum (-ss•c to+ 125•C). 
ABSOLUTE MAXIMUM RATINGS l 
(Referenced to vss) 
SYMBOL PARAMETER 
Voo DC supply voltage 
Vuo Voltage on any pin 
TSTG Storage temperature 
Po Maximum power dissipation 
TJ Maximum junction temperature 
9Jc Thermal resistance, junction-to-case 2 
ILu Latchup immunity (see figure 6b) 







-55 -35 -15 5 25 45 65 85 105 125 
Temperature (0 C) 
LIMITS 
-0.5 to 7.0 
-0.5 to Voo + 0.5 






1 .. Stresses outside the listed absolute maxim1,1Ill ratings may cause permanent damage to the device. This is a stress rating only, and functional 
operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. 
Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 
2. Test per MIL-STD-883, Method 1012. 
RECOMMENDED OPERATING CONDITIONS 
SYMBOL PARAMETER LIMITS UNITS 
Voo Positive supply voltage 4.5 to 5.5 v 
Tc Case temperature range -55 to +125 oc 
VrN DC input voltage Oto Voo v 
3 
DC ELECI'RICAL CHARACI'ERISTICS (Post-Radiation)* 
(Voo = 5.0V +/-10%; -55°C < Tc < +125°C) 
SYMBOL PARAMETER CONDITION MINIMUM MAXIMUM UNIT 
Vrn High-level inout volta!!e 2.2 v 
Vn. Low-level input voltage 0.8 v 
Vm Low-level output voltage 1m = +/- 4.0 rnA, Vnn = 4.5V 0.4 v 
VoH High-level output voltage I loH = +I- 4.0mA, Von = 4.5V 2.4 v 
CIN Input capacitance l F = 1MHz @ OV, Vnn = 4.5V 15 pF 
Co Bidirectional I/0 F = 1MHz@ OV, Voo = 4.5V 20 pF 
capacitance 1 
liN Input leakage current Vm = Vnn and Vss -10 10 !lA 
Ioz Three-state output Vo = Voo and Vss -10 10 !lA 
leakage current Voo = 5.5V 
TTL outputs G = 5.5V 
los Short-circuit output Voo = 5.5V, Vo = Voo 90 rnA 
current 2,3 Vnn = 5.5V, Yo= OV -90 rnA 
loo(OP) Supply current operating CMOS inputs (i.e., loUT = 0) 
@1MHz Voo = 5.5V 40 rnA 
Ioo(SB) Supply current standby CMOS inputs (i.e., loUT = 0) 200 !lA 
pre-rad E1 = Voo- 0.5 Voo = 5.5V 
E2 = Vss + 0.5 
loo(SB) Supply current standby CMOS inputs (i.e., loUT = 0) 3 rnA 
post-rad @f=OHz CS1 = negated Voo = 5.5 V 
CS2 = negated 
Notes: 
1. Measured only for initial qualification, and after process or design changes that could affect input/output capacitance. 
2. Supplied as a design limit but not guaranteed or tested. 
3. Not more than one output may be shorted at a time for maximum duration of one second. 
• Post-radiation performance guaranteed at 25•c per MII.rSID-883 Method 1019 at l.OE6 rads(Si). 
AC CHARACTERISTICS READ CYCLE (Post-Radiation)* 
(Voo = s.ov +/-10%; -55°C < Tc < +125°C) 
671 't4-l!l; 
SYMBOL PARAMETER MIN MAX MIN MAX MIN MAX UNIT 
tAVAV Read cycle time 85 70 55 ns 
tAVQV Read access time 85 70 55 ns 
tAX ox Output hold time 5 5 5 ns 
fa LOX G-controlled output enable time 0 0 0 ns 
tmnv TI-controlled output enable time (Read Cycle 3) 30 15 15 ns 
taHQZ TI-controlled output three-state time 15 15 15 ns 
tETQX 1 E-controlled output enable time 0 0 0 ns 
tETQV 1 E-controlled access time 85 70 .55 ns 
tEFQZ 2 E-controlled output three-state time 3 25 20 20 ns 
Notes: 
1. The ET(enable true) notation refers to the rising edge ofE2 or the falling edge ofEI, whichever comes last. SEU immunity does not affect the read 
parameters. 
2. The EF (enable false) notation refers to the falling edge of E2 or the rising edge ofEI, whichever comes first. SEU immunity does not affect the 
read parameters. 
3. Three-state is defined as a 500m v change from steady-state output voltage. a 
• Post-radiation performance guaranteed at 25•c per MIL-SID-883 Method 1019 at l.OE6 rads(Si). WI' 
4 
• • 
A(12:0) --------------------~~ ~,--------------------------------------','---------------------------------~ . 
• 
DQ(7:0) 
• • ---------------------r'------~· ·~----------------------------------i xxxxx --------------------!.i~====~~~~~==·~.~--------------------------------•• 1 P, tAVQV 
•• • • • 
tAXax 
Assumptions: 
1. ET and G ~ VIL (max) 
2. E2 and W ~ VIH (min) 
Figure 3a. SRAM Read Cycle 1: Address Access 
A(12:0) 
______ _,:><:~ ______________________________________________________ __,:><:, ______________ ___ 
E2 
IETQV • • 
•· ... •e-------.r' tETQX , 









1. 'm ~ V1L (max) 
2. E2andW.<!_ VJH(min) 
• 
lGLQX • • • • ~ I 
. . v. 
: <XX~ 
·~ .I 








Figure 3c. SRAM Read Cycle 3: Output Enable Access 
5 
AC CHARACTERISTICS WRITE CYCLE (Post-Radiation)* (Voo = 5.ov +/-10%; -55°C < Tc < +125°C) 
SYMBOL PARAMETER 
tAVAV Write cy~le time 
tE'IWH Device enable to end of write 
tAVET Address setup time for write (El or E2 - controlled) 
tAVWL Address setup time for write (W- controlled) 
tWLWH Write pulse width 
tWHAX Address hold time for write (W- controlled) 
tEFAX Address hold time for device enable (EI or E2 - controlled) 
tWLQZ W -controlled three-state time 
tWHQX W -controlled output enable time 
tETEF Device enable pulse width (EI or E2 - controlled) 
toVWH Data setup time 
tWHDX Data hold time 
tWLEF Device enable controlled write pulse width 
tovEF Data setup time 
tRmx Data hold time 












tAVWL I I .. twLWH 
w 
67164-85 67164-78 67164-55 
UNIT MIN MAX MIN MAX MIN MAX 
85 70 55 ns 
65 60 50 ns 
0 0 0 ns 
0 0 0 ns 
50 35 35 ns 
0 0 0 ns 
0 0 0 ns 
15 15 15 ns 
0 0 0 ns 
65 60 50 ns 
50 35 35 ns 
0 0 0 ns 
65 60 50 ns 
50 35 35 ns 









twHAX I I 
I 
Q(7:0) I <XXXI ~ ..... _ ____ _.,_~I I.. ~I 
twLQZ 1 twHax 
0(7:0) ------------------------------~~~::~AP~P!L!IE~O~D~A~~A!::::J>>----------------
1. 
.. •• II I 
Assumptions: twHDX 
1) IT .s_ V1L (max). If IT~ VIH (min) then 0(7:0) will be in three-state for the entire cycle. 
Figure 4a. SRAM Write Cycle 1: W-Controlled Access 
6 
A(12:0) 
'4 tETEF t. 
•• t 








• . c;. 
• APPL!Ep QAIA! :x~-----------
ta• t ,~-------------
Q(7:0) 




. . . 
twL<fZ toe 
~O(M~ 
• • • 
tETax 
1) G .s. VIL....(max). IfG ~ VIH (min) then 0(7:0) will be in three-state for the entire cycle. 
2) Either EI!E2 scenario above can occur. 
. 
: tEFD~ 
3) If El or E2 is asserted simultaneously with or after the W low transition, the outputs will remain in a high-impedance state. 4) tWLEF = tET'WH 
5) tBFDx = tWHDx 
6) tDVEF = toVWH 
Figure 4b. SRAM Write Cycle 2: Enable-Controlled Access 
7 
DATA RETENTION CHARACTERISTICS (Post-Radiation)* 
(Tc = zsoC) 
SYMBOL PARAMETER MINIMUM MAXIMUM 
VoR Voo for data retention 
IDDDR Data retention current 1 
tEFR Chip deselect to data retention time 1 
tR Operation recovery time 1 
Note:: 
1. VLc = 0.2V 
VHc = Voo -0.2V 
El ~ VHC. E2 > VHC 
• Post-radiation performance guaranteed at 25"C per Mll..-STD-883 Method 1019 at l.OE6 rads(Si). 
DATA RETENTION MODE 









----------"""' VDR ~ 2 V • ,..------------
4.5V ~ f. 4.5V 
1 
8 
... • . f-------l .. h1 • 4·-----1· .. · !'t f: : • t P' I 
EFR VDR R t 
'~------------------------~1 
Figure 5. Low Von Data Retention Waveform 











1. 30 pF including scope probe and test socket. 
2. Measurement of data output occurs at the low to high 





Figure 6a. AC Test Loads and Input Waveforms 
·--~--·~ 







Figure 6b. Latchup Test 
LATCHUP TEST CONFIGURATION 
Figure 6b shows the latchup test. Voo holds at +5.5 
V oc, and V ss holds at ground. The device test is at 
125°C. Each type of I/0 alternately receives a positive 
and then negative 150 rnA pulse of 500 ms duration. The 
current is monitored after the pulse for latchup 
condition. To prevent burnout, the"supply current is 
limited to 400 rnA. 

















1. Seal ring to be electrically isolated. 
2. All exposed metalized areas to be plated per 
MIL-M-38510. 
3. Ceramic to be opaque. 
4. Dimension letters refer to MII.rSTD-1835. 
j L.-ll:...,OJI02 TYP. c 0007 .... 002 • -.001 CAT CERN«: BOIM 
PH N0.1 D. 
0.050•0.005 TYP. 
~ 
Figure 7a. 28-pin Ceramic Flatpack 
D 
~--------------------~·~------------------~·1 
D CJ CJ CJ D 
rc 
Figure 7b. 28-pin Ceramic DIP Package 
Notes: 
1. Seal ring to be electrically isolated. 
2. All exposed metalized areas to be plated 
per MIL-M-38510. 
3. Ceramic to be opaque. 




t To order the UT67164 SRAM, use the following part number guide: 












Radiation-Hardened 1.0E5 rads(Si) 
Radiation-Hardened 1.0E6 rads(Si) 
MIL-STD-883 
Modified high-reliability flow, -55°C to 125°C 
Prototype 
(radiation performance not guaranteed) 
Screened to Class S per UTMC's standard flow 
(contact factory for availability) 
28-pin Ceramic Side-Brazed DIP 
(CDIP2-T28, MIL-STD-1835) 
28-pin Ceramic Flatpack .050 center 
85ns Access Time 
70ns Access Time 
55ns Access Time 
11 
r ..... --.. ···--· --·· -
••r•l'•l•'j.. 







+5V-Powered, Multi-Channel RS-232 
Drivers/Receivers 
_______ General Description 
The MAX220·MAX249 famrly of line drivers/receivers '" 
intended for all EIA/TIA-232E and V.28N.24 cornmun•·. 
cations interfaces. and 111 particular. for !hose apphc;,. 
lions where ± 12V is not avarlable 
These parts arc particulary useful in battery-powereo 
systarn5 since them tow-power shutdown mode reduces 
powo1 clisslpatJOn to less than 5~W. Tile MAX2?5 
fv1AX233. MAX235. and MAX245-MAX24 7 use no exl<;r-
nal components and are recommended for npphcation~ 
where printed circuit board space is crit•cal 




Bilttcry-Po·serod RS-232 Systems 
Muii•·Drop RS-232 Nc,:\'.'orks 
-··-------·-··-~-·---·-~·Features 
Superior to Bipolar 
Operate from Single +5V Power Supply 
(+5V and +12V-MAX231 and MAX239) 
t Low-Power Receive Mode in Shutdown 
(MAX223/MAX242) 
t Meet All EIA!TIA·232E and V.28 Specifications 
t Multiple Drivers and Receivers 
t 3-State Driver and Receiver Outputs 
t Open·Line Detection (MAX243) 
··-··-··--· _____ .. __ Ordering Information 
PART TEMP. RANGE PIN·PACKAGE , 
-MAx22ocnf _____ cr·c to~ 70-;-c------,fi Plasl•: oiP ______ i 
MAX22cCSl 'J~c tc 4 ?o~c ·,t;: Narr~··• SO 
~~'".:~CJ'.C_ ~ §_~~~~-~~-=----MAX22:·CWf t-·-·----·-- -· 
I MII.X?.:~:VD J'C10 .?G'i. Uor.e' 
t-M.i . ...:;:•::yl·- :'J"C;-:J .a:.~c 16Pias:.:DIP 
I i,;,;-~-:~:.::r.-~!---. . :·YC~z-:e;;·~·: .... ·---~6N--;rrc.·. so-··---~ 
lo~;~,~.J~l£]~_jllj1:C __ . 
'C!'''-'a:.· ·.:.:·.:·v ::·:: ·:' !>Jl<J::•f,ca:·o·:s 
Selection Table 
po;;e;--~---- Nominar··--siiOtl - nx 
Pari SuppLy RS-232 No. ol Cap. Value & Three· ACIIYt •n OaLa !I ale 
'i~mbe~- ·-· ~- _____ OriversJR.!__!.!.'..:..£!P.!..._{IJ_£l_ ___ .. ~~~~- .?!l~!l__ ___ _{~L---~-----------------· 
:-~.::02!'.':.. - ~-~-- ____ 2.r:: ·- ____ ...:!- ---- _____ :- !L~r: ·.:.- --~' .. ~:.~:.r~·-.-.~·--·'2-·!.:.·.x· ~- f-.. ~·, __ 1 :· ~ Jl_·~-::-:. 
,_.,.,"1.7:'2 ,_:.. ?:? -1 r• 1 . ·• · 3'·' rt: ~-::<!I r- .": ~- -~·-·-:-r:- ,-, 
/,'./•.(:!.'.' ,,,,,~\.!' ,. 
r.u.~·.:~:-
t.lf,r?:,l; i/,1.\1,?\~ ·,i • ' 
1,\lo ~ ,' :I ;t,\i1.V ,'! ll I , • 
MAX?~1:! {l.'l, V('O;>) • ~ 
MAX232.", ' 




MAX?JtJ fMAX20fo) ,!_. 
t.v.,:;'l'(l.~fl)";_lill) .~ 
tt..\X:'J!ljMAX?Otil •' 







~ ... ; 
5·5 
MI•X~-11 1MIIY.~Il) ·~ .1,;: 





















I Oil I' 
I OtO 1 











'.' ~ ' .: ~ I ' ,,.~-' 
.: >:.=-:···'i:. 
• ~.1." (\ I 1o" o • 
•,: ~ oto::rnat car.s 
· •. ·• •:'!H",.11 c~;·o;. • .. ·;· \ •• • ' 
::::~·;CQ"Sfi?.F'--
••. · ")0,.,~' ,,,.,_ .. 
· ·r;·r~m!'n!s 1~0.,41": 
IC'l:• l.!F'~ ·1'1"\ •.:~·, 
1,11 11 • ~" • • .' v .,, r ,.v• • · 
: ;, ; • ;l~j(' S,)IUI•,·" lv' :[•J,' :•• 
.: : ?: 11~1oac~o. o;~:•:~~~-
: :r-pteto.> IBI.• nc; s•J••n• t•)rt 
-:~:;.rate shvw:-· ... "'"1 ~-;:;-q(.;;ii7r' 
; r lnll (\(ll£~ • :./ • ··:·' '··'· · .l~l'''fl 
• ~l{'v. '-1\{ <;('I"~ I•.·<:: '"<Ill<' •n cn:,t 
Maxu11 lnrcgrMcd Products 1 











+5V-Powered, Multi-Channel RS-232 Drivers/Receivers 




Tour (Nola 1) . 
Oulput Voltages 
·0.3VIo +6V 
.Q 3V lo (Vee · 0.3V) 
.t30V 
! 15V 
TouT· ! 15V 
l6·f'1n Nauow SO (derate 8 70mWfC above + /O~C. l6·P1n Wcdc SO (derate 9.52mW/"C above ... 7Q"C) 
IB·Prn Wide SO (derale 9.52mWrC above + 70"C) 
20·Pin Wrde SO (derale IO.OOmWfC above +70'Ci 
20·Prn SSOP (derale B.OOmWrC above + 700C) \6-Pin CEROIP (derale lO.OOmwrc above • 70'C) 








·0 3V 10 (Vcr. + 0 3V) Driver/Receiver Output Short Circuited 10 GND Conlinuous Conlinuous Power Oissipalion (TA = +70:C) 16-Pi~" R}aslic DIP (derate I0.53mWt'C above: • 70'C) 642mW 
Clparaling Temperature Ranges · 
MAX?. __ AC_ -· MAX2 __ C __ .. 
MAX2 AE . MAX2 .E 
MAX2: :AM-:_-:.. MAX:C_M_.-_ 
O'C :: -IO"C 
·•W'C :· il[>'"C 
-5!:l"C ::·. ~!>"C: 18-Pin Plaslic DIP (derate 11. 11mWt'C above • 70''C) B89mW S!crage Temperature Range -6~>'C :: • i)Q"C 20-Pin Plastic DIP (derate 8.00mWrC above + 70'"C) 440mW Lead Temporature (soldenng. 10s~?cl 
Noto 1: Input vollago measured with T cXJl Hl hi(:Jil·nnpo<fancn !>t.·,:.-. :~tf()i·J or v1:1: :-. OV Strossos lluyntlrl thus, ll,<;IPtlw~rlm "1\tJ!':Qirllr• f.-1'.-utnu•m H.w•1rJ-'- ,,,yc;rw.• :- ····''"'t•~ 11""'·"1'' 111 ,,,,. ''"l'l<tr ,,,,.,,, ·'"' ··•••·:-.·. t.rl•"•r· ""'~" ,. ~pot.1(101t of U1u tlcJVICCI :11 ti11!SU or illly c>lllt'l CrYI(/1/Itlll~ twrtlll!l llklSr' mou, ,;· •. : ·1 I'=•• r>JJo•t;/111"11>.11 !'t'l"/t,>HS ,,, /lit' !'/lt.•,:•ltc;ll"-'"~; ~~ n.ll ""'''"'•: ~bsotuto m,1xtm1Jm rating cond,lions 101 eJf/endP.d nar•orf.~ w.ay ,1flcr.t c1()v":'~ ·-~- _;: -•,ty 
ELECTRICAL CHARACTERISTICS-MAX220/222/232A/233A/242/243 (Vee= +SV ± 10%, C1-C4 = 0.1JtF, TA = T1,,1N to T,_l.;x. unless OUlE~-·-•5e noled) 
rJO"C 
I RS-232 TRA:::I~E::R ·-:c·~~::~-~~:_::-~~N=~~=~~::~~~::===c~-~-~:-v~~:=~~. :=NIT~1 
Oulpul Vollage Sw~---------- ... }!.~~~~~~~~-til~~-~-~~-~~~~~:.~: _:.j':'~-~.--~1~ -~-~~:_~~-~~~~- !5 <8 Input Logic Threshold Low ~ + 1 .t 0 8 Input Logic Threshold High ------- ------------- ·-.-.. ·--- ------------------ -·-z-··----i-4-- -------- v ~-------·---·- --·--·-···--·-··- ··--·----
····------------··--Normal opcrahon 5 40 Logic Pull-Up/Input Current ~ = oV-:-MAX222~~~Sh~ldc;~-:;--- ---------------- til\ !001 !I 
±001 ± 10 
o1A 
.!001 ± 10 
Vee= 5 SV. SRl5N = 0: ::~r = ± ISV. MAX222/242 Output Leakage Current 
Vee= sH!JN = ov. vo._- = = •sv 
---?n."'' 116 ) ~t.t!S/ 
~'=j --~~~~~~----- :~~~-~ 
Except MAX220. norma· ooeratton 
MAX220 




i -~~~~~2_!-~_P~ Vol~~~~-??.~~i~~ -~~~~~=·----- ·------------! 30---- r· ·v ·-
! :'•cepi M".i..x2.43i12i;;--·- o 8 ----;·3- ··- i 
r-~AX2<13 A21N {Note 2) ·3 
-
1 
RS-232 Input Thresholq Low Vee= SV 
i ::xcapt MAX243 A21N 
j '.IAX243 R21N (Nole 2) 
18 24 _J 
·OS ·0 I ' 
RS-232 lnpul Threshold High Vee= sv 
Excepl MAX243 vee = 5v no l1ys1. in s~--1- 0.2 0 5 1 ~~;;~;;;;~~;;~:e Low r:;;~::~~-~~~~~~=-:-~===r--_i~~"i:~-:~~4~---1-:·~1 · 
ITL/CMOS Oulpul Vollage High IQul = ·I OmA ==t 3.5 Vee. 0 2 I '/ . . SOO;c~~9V0Ui- ~-(1-NO- -·---- -··--- -----· ----- --~2------~w-··------ -- '·- · · -~-nucMos Output Short-C~rcutl Current 
-------------·------
--------------- _____ j ~..,A Shnnkrng Voui =Vee 10 30 ~~~~~S Ou~.u~~~ge ~~~r:~!_- _____ L~ := -~0~~--~-~ ~~~:.?.~~ ~:_~~~~-~~~=-_l·--=---=-.i~.?~ -~~~ ~~~---.L~--







• +5V-Powered, Multi-Channel RS-232 Drivers/Receivers 
ELECTRICAL CHARACTERISTICS-MAX220/222/232A/233A/242/243 (continued) {Vee= +SV ± 10%. C I·C4 = 0 111F. 11, = hm-J to lr.•t..x- unless othmwrsc n0~c-: 
----- ~ CONDITIONS -----]·-MIN n TYP- -MAX - Lutirrs"l EN lnpul Threshold Low .:-:-= ~!~-X~~--
_ 
_ ·- ---:--_, :;-Q8~-~ --;;-- i EN lnpul Threshold High MAX242 2 0 I 4 • 1 I POWER SUPPLY . -··--- ------------ ---·--·----- ------- -·-- • --
PARAMc•c:.n 
Operatmg Supply Vollago +--·---··-·---- .. ..., .. MAx:J.oo -- --·-·-·--1 __ ::_::... __ --;;: · ...... ··:·- .! · 
Vee Supply Curren I (SHim = Vee I 
Figures 5. 6. 9. 19 
:;hutclown Supply CutH:nt 
!----·--·---··--, MAX?.221_;:?~ ~: 2j2A.f2•12/243 3kU load MAX2?.0 
t.nttl (IUtpu::-. M/\x~:1;:,,:·· :_- ·_;_ -_.;~i iAi?4it~41 
Noloml 
1:, ,; .. ,· 
Mi\X:!?.2!':'·<:' 
,,., {J" h• • 
I A· 40 ;·, • 77>·'~ 
1:' 




SHDN lnpul Leakage Curren! ---i"i,iAX222/2J2 --·· _ .•. 1.:.:~".::~.:' . .::..~--=~ .::------\----·--- "·" ----~---l-.. 
.jHDf'l Threshold Low-=----=~- -~~~-~:. ~~1~~~~~:~~~--­.~ Threshold High 
_ .J~:::.X22~i~~-­ ;~ :- l -1 
AC CHARACTERISTICS 1/6/ ···-····--·----·-····--· 
. ~ 
T rans1tion Slew Rate 
Transmiller Propagat1on Delay 
~-- --------------
1 
C. -= :JOpF tu ;?~·()(. Jp;· 
n~ = 3k!lto 7kO 
j V·:::: = 5V T:, = *2~·C. 
lme\lsured from. • ~JV 10 -JV 01 -3·/ 10 t JV ------------------
l•r··c' 
I 
1,1AX2:'2';·. ;.:,:. : JJ!•}2.42i;·.l] .1 . 
Ml\1.?.?0 ! I:: 
MAX22212';?:.. :32.-·!242/2~ 3 
·;.1AX220 
-·-···-·- ·--·--· --··--~----···· 
L-' 3\; 
Jr· 
1 'I 3 s. 
10 TLL to RS-232 {Normal Operahon) 
Frgure I 
1--------;,., ___ ,,; MAX222:232.:.. 233Ai242/243 j 1 5 3 5 -~A-Ax220-~----- -----s·------,v--
MAX.?.?.-?1?~.~ _:_-- j-:-.\i"24?.7?~] Hece1vor Propno<~ho'' Uol<"ly · u· .. ;: r~1f."x;l;~c)-
Wl-?:i?.to ILL (Normal Opnr.u,,u,; f MAX?.??.';:.-:-: &! f-•qum 7 II!" .... , MAX:?;l(j. •~ ...... ·-·---··-·---··-·····-· I. . .. , RcCOivCr PropagatiOn Delay li'~~I:S. MAX242 RS·2321o TLL (Shuldown). Frgurc 2 1·;;,:,;5 · f..1t.:x2·4·2· 
Recetver-Output Enable Time. Figure 3 l.!..H I MAX242 Receiver-Output Disable Time. Figure 3-!~R_-=.----------~---- 'MAX24_2 __ _ 
Transmiller-Output Enable 11rnc (SHDN goes High). F;gure 4 1[1 MAX22212~2 · ;~r cap~ (•nr.tucies 0',;:;~--:-;mp slan .. ;p) 
1 ransm111er-uu1put Disable Ttme I . 
. -(SHaN goes Low). Figure 4 I lpi MAX?.22.',~·:.:' . uF capt, 
.Transm1~ter + 10. Propag.ation ~=,-1-----. ------------ -~~~~?.272~2-~~.~~A-i242J~43 Delay Drllerence (Normal Oper~ 11 '"LI · 1" 11 " ·MAX;>20 · ···- -
























+5V-Powered, Multi-Channel RS-232 
Drivers/Receivers 
_________________ Typical Operating Characteristics 
MAX220/MAX222/MAX232AIMAX233AIMAX242/MAX243 







10 IS i·) 11 
LOA[) CURRWl (mAl 
AVAILABLE OUTPUT CURRENT 
vs. DATA RATE 
111 lfl !.J 
~,.,,,. flf,l~ l•.tllh 1:,~;:J 
~ 











+5V-Powered, Multi-Channel RS-232 
Drivers/Receivers 










Shon·Ctrcull Ourahon, TouT 
-0 3V 1o .. ev 
(Vc-:- 0.3V} to+- 1.:.'.' 
.. +0.3V to -1.!\' 
·G 3V 10 (Vee • 0 3\'; 
±3C\' 
(V• + 03V)1o(V· ·03\· 
·0 3V lo (Vee + 0 3Vl 
Cor111nu-:• .. : 
Conttnuous Power Dissipation (l:. = + 70cCl 
I<·P"' Pia she DIP (derale 10 OC-nWfC above • 70•C). 
1G Pu1.Piastic OIP (derate 10 ::.3·~·.wrc nbave • 7Q<>C). 
;.•n l'tn l'lflShc I)IP (rtC!rntn 11 1l!'lWf'(: ;)t•(h'+! • 7()"(:) 
:'-11'rn Nannw l'tashc Dll' 
(tleralc t;J :3~1 ·•·\'1/'C CillO'-'" tltl"C) 
?•!·l'u, Pla~.ltc fliP (cteral<~ 9 ('f:}·r.'.'//'C aho·:!' • /(r·C) 







20-Pin Wtdc SO (dcraiP- 10 OClmWt'C a hove ~ ?O·'C:) 
24-Pin W•de SO (derate ll.lGmWrC ahovc +- 70"C) 
28-Pin W1de SO {derate l2.S<Xnwrc above + 70°C) .. 
44-Pnl Plastic FP (derate 11.11mWrC above + 70°C) . 
14·1'111 CERDJP (deralc 9.09mwrc above , 70'C) 
16-P1n CERDIP (derale 10.00mwrc above '70'Cl 
20-f)in CEROIP{deratc 11.11mwrc above+- 70 .. C) 
24-Pin Narrow CERDIP 
(derate 12.50mWrC nbove .. 7Q°C) 
24-Ptn Stdebrazo (derate 20 OmWrC above • 70"C} 











Operating Temperature Ranges 
MAX? C 
MAX? .. - E. 
ooc to • 70°C 
-4Cl"C to I nsnc 
MAX? M 
:,J(Jf<l{)l! lcmtjlf!;i11uru ll:Ul(ll! 
t r~iid lwnpt~r.:llurn (!-,oldCHIIHJ. 10 •,r·<) 
!8'C to 1 l?:,··c 
~~~~··c to • H,u··c: 
,:HlO"C 
~lrt~sscs l~ayond /hoso lrstod vndl'' • .~:·sotutC' M,1,•"'lu'fl Hatmgs· nr,lf : 1 .. $•' perrr-~111«'11/ rl.1m.1ga to /Ira dov,c.a Tflosc an~ stross rafrnQ~ only .1m1 funCfiOIHI 
1'/'t''.~;,an of /!It' dt•viCC at /hC'sc or f!", !'Jih('r ~~cn::.:•a.,s beyond fhost' .~::: .1:{'c1 .r: rtrP. Uf>Or.lltcJI'IIII soclmns of rtrc S/X'Crllc.1trons •s n": rmpl•(lcl F 'tX)surc lc> 
fl!•s;/,.r,, maumr,m ra1m9 co,,d•l•r:>'~~ ·:· r•.o.tf'nt1t•:: :..'<''"'is nmy .1flf'CI 1!···, ·,· 't'll,11· ''"' 
ELECTRICAL CHARACTERISTICS-MAX223/MAX230-MAX241 
(MAX223/230/232/234/236/237!238/240/2<' V:c = ,sv ± 10'·, W<X233/MI\X235 Vee = SV ±5%. C 1-Cd = 1 OpF t.11\X231/MAX239 
f;~ Vc:; 5V .:t 10%. V• = 7 SV 10 •::: 2V. T,, = T,_.11 ; :o TMAX· unle:5:: :·-erw:se noted) 
f ""'~":,;:;:~• d;, ,;; ~;;oru;;";~;;~::~ ~«no "'w" - ~ ··~~ · "'d"~~~ 
,. 
t 
MAX?..,..::t..:.: 5 1.) I 
, • ., No IOil:1 -----~- :·;:-::,·: . --~- ~---~--- -----· ~--·-----· \ 
": ~ PowP.'·Supply f .urrcn! 
1
. .. ?C. ·c MAX22.;:.::.:.::.2:lC•!23t1·?.3Af2<10/2<11 7 , S rn/1. i 
1·----··---·------------ ~~~~~~-- MAX23:_~:::. 4 ]_ __ ' 
1 MAX?:l' 1 n 1 
\, L l'.'t I ''\!lpply ( IIIII t' I ' I! of• 
I MAX/.' • ~:-:"::~.~~,~,~-c .... ::-·--- ~-.:-:~"0 ~- Mi\0~~-~ __ --==~-~~-=~-~~~ ~-=--=~-: .1" --~~--r ~~~· "~-~-~~~~~t~~ll'''· J~!~'~~~J;:~·?:~ ,:,, ~~·:,~;·;~;::~2:1?:23~-~~ ,·~, __!: 
l. !··:' .. ~ LOCJ•C Thresllolrl H1qr~ ·-----------1.·:::.\ l'uiiiJp Cturcnl ---· .. ·-· ..... - ....... . If··: ·~•V!!f hljJU! Vr'Jil,l(jf' l)r.,_,rnt•nq nanqe ~--·-----·· -~---
..M.AXI..M 
I TIN ? 0 ____ __j __ _ 
(N. ST<OtJ (MAX22.3) . I 
j -~~~::~;~·: (_M:X230/23' 2:''::'~(•<2t,_12 ______ ~~---,;,- _ _ 7'( __ 
1 
__ -;;:;- . 







+5V·Powered, Multi-Channel RS-232 
Drivers/Receivers 
, I 
ELECTRICAL CHARACTERISTICS- MAX223/MAX230·MAX241 (continued) 
(MAX223/230/232/234/236/237/238/240/241 Vee= +5V •10%, MAX233/MAX235 Vee= SV '~'%. (;1-(;4, I 011F. M/\X23\/M/\X239 
Vee = SV ± 10%. V• = 7.5V to 13.2V. TA = TMIN toT MAX· unless otherw1se noted} 
PARAMETER CONDITIONS MIN TYP MAX UNITS 
Nornml operation 
S'R!iN = sv (MAX2?3) on I 2 
lA = +25°C SHDN = OV (M/\X235/236/240/24 I) RS-232 lnp11t fhrcshotct I ow Vee= sv -- --------- ----- v Shuldown (MIIX223) 
SRlYN = OV, OG 1f, 




Slli1N ~ !N (M/\X273) 1.1 2A 
lA · t;_J!J"C Sll!lN - OV (M/\X?:!•,rnr;J;>4!l/?4 I) HS·f'32 Input I tut•sllol(IIIKJh Vee= ~N ------- --·------------ v Shuldown (M/\X223) 
S'Rl:m = OV, I 5 24 
EN = 5V (A41N. A51N) 
RS-232 Input Hysteres1s Vee = SV. no hysteresis in sh.utdown 02 05 I 0 v 
RS-232 lnpul Resislance TA = t25°C. Vee = 5V 3 5 7 kll 
TTUCMQS Oulpul Vollage Low •our = 1.6mA (MAX231-23Jiour = 3.2mA) 0.4 v 
TTUCMOS Oulpul Vollage High lour= I.OmA 35 vee -0.4 v 
TTUCMOS Oulpul Leakage Curren! ov ~ Rour s Vee: 0.05 • 10 pA EN = OV (MAX223): tN = Vee (MAX235-24 I) 
Rece1ver Output Enable T1me Normal MAX223 600 
operation MAX235/236/239/240124 I 400 ns 
Aece•ver Output O•sallle T •me Normal 
MAX223 900 
opera lion M/\X235/23G/?.39/2401Z4 I .. --------·- -----·- ns 2!i0 
RS-23?.1N --1------------ ---Normal oparat•on 0 ~) 10 
loTIIJCMOS ----- _T___ . ------ --~-----Propaga110n Delay OUT, 5FITJN = OV IPHLS 4 40 vs 
CL = 150pF (MAX223) IPL HS 5 ·10 
M/\X223/MAX230/MAX234-2~ I 
TA = +25°C, Vee= 5V 3 5 1 .10 RL " 3klllo 7k(l_ CL = 50pF IO 2500pf 
rnnasured from ~ 3V to -:W 01 .Jv to • :w 
1 ransthon Hewo•1 Stew naln 
-·------·-·--·-·- ··-- ---·----·--··--·--- V/ps 
MAX23 I/MAX232/MAX233 
TA = t25°C, Vee = SV 
4 .10 AL = JkQ lo 7kQ. CL = 50pf to 2500pF 
measured from +3V 10 -3V or -3V to ~ 3V 
Transminer Output Aes•stance Vee = V+ = V- = OV, Vour = <2V 300 Q 
Transmitter Out Stlort-CircUII 
Current ±10 mA 









VOLT AGE (VOH) vs. Vee 
+5V-Powered1 Multi-Channel RS-232 
Drivers/Receivers 
Typical Operating Characteristics 
MAX223/MAX230/MAX234-241 
TRANSMITTER OUTP\11 VOLTAGE (VoH) 
vs.LOAD CAPACITANCE AT 
DIFFERENT DATA RATES 
TRANSMITTER SLEW RATE 



















' lA ...... . 
Vu. .~.·.· 
] lll11N~;I.1: ~I: : 
6J ,~~ •. ]k.l.J "\J 
fjOGIG41Jt; ~ 
ll ~00 ::.: 2C..) ··s',(i 
l o.:.~. ~:;: ·: ·.:: ·:r · 
TRANSMITTER OUTP\11 VOLTAGE (VOL) 
vs.LOAO CAPACITANCE AT 
DIFFERENT DATA RATES 
60 ~ ..-.~.z'"s·c~-------. 
61 vee .~..v 
J1RANSMrJ·:.:.: 
li4 llt.Jl. . n 

















~·:::0~ lCOO 1:,00 ;:.:.:.· ?SCIJ 
~f'' (!.PA(IIAU~.t t: f; 
TRANSMITTER OUTPUT VOLTAGE V•. V· 
vs. LOAD CURRENT 









" ·q• .. 
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ABSOLUTE MAXIMUM RATINGS-MAX225/MAX244-MAX249 






Short Circuit (1 output at a time) 
TOUT Ia GNO .. . 
Rour loGND .. . 
.. -03V 10 +6V 
-O.JV 10 (Vee + 0.3V) 
±2SV 
. ± ISV 
·O.JV IO (VCC + O.JV) 
... Contu•uous 
Conttnuous 
Conhnuous Power Otsstpaho:-1 (T 1,::: + IO"C) 
28-Ptn Wtde SO (derate 12 50m\·Vr·c above ... 70~C) tOOOmW 
40-Pin Plaslic DIP (derale 11.11mWf'C above + 70°C) 611mW 
44-Pin PLCC (derate 13.33rnW/~C above ... 70"'C) 1067mW 
Operating Temperature Ranges 
MAX22SC. _. MAX24_C_ _ O"C IO + IO"C 
MAX22SE __ . MAX24_E_. -4WC lo tOSoC 
Storage Tcmperatu:e Range -6S''C to + t6(J''C 
l.cad TcmpP.ratur(! {solciN•n~J. 10 <>f'r.:J 1300"C 
Noto 3: Input Vollauo mnnsurec1 wtlh uan!=;rnillcH output •n :1 tn(JIHrnpr.d:mc:n Slitln. ~.lllllrl0wll. nr Vc:c nv 
Strossosl.HJyomltlloso IIS/OcJ umlm ·lllJSOIIJf(' M:l.(lfllllf/1 H,1/rtt()S' mny c.ws,, ,,,,,u,f'nttl.cm.l!lt'l•' rtu• •"·'•'WI! ,,,, .... o (,,,. •,;,, .. ,., '·'"'H1'• ''"'r ·'"d f1111• ''''"·'' 
Opot8110n of tfiO doviCO Ill tho SO 01 anyOif'IOf CQI/r/111011$ boy(){ld lhOSO llldtL'.11CcJ 1n f/lf' (Jf/CI;I/IP/Idl ~.('(.!:(•llS ol/11(• ~()('ll.1.';'il!':lll'i 1•; fl1ll tlnplil'l' /lfJII'./111' It• 
absolute max1mum ratmg condttions lo1 extended pertOdS may affect dev•ce ret,abMy 
ELECTRICAL CHARACTERISTICS-MAX225/MAX244-MAX249 
~~s~x;;t;Jrc = S.OV ±5%; MAX24~·MAX249 Vee= +5 ov ±tO%. external capaclto~s C1·C4 = 1pF T,. = l 1.m, to lw~x. unless other· 
1 PARAMETER coNDITIONS _____ _j__MIN ----~~~-- _ ~-A_x ___ [_~~~Ts_] 
RS-232 TRANSMITTERS i 
rnpur Log•c rnreshold H•gh ---- --- -- -~-~=- ·--- -N~r~;al~peml~~~--~-~~r-I~~--~r- ·(:,:~---- --~------1 
Log•c Puii·Up/lnput Current Tables 1A·10 -· · . •"' . 1 ·1-=----~LS:..".:...utdown 1 ±0 01 .. ! i -t 
Dala Rale :~~::~~::;~0:~~::~. ~=~:·:~~~t;~~~-~=-H'E~-~:~~--~- ~~~~~~~~]~ 
~~~-eE~~~~~\ ~ EN'T"6 =o Ot !25 
TablesiA-ID I I . '"' 
vee :Ov. ·o:·,; •25 
Transm-i-ne-r OutP~I~-.-s•s-,n-;·~------·-_1 Vee -;,-v;-;y:L~(~~."_\_, ~;,~~~~_?_v~~~,~~~;-_~.1-_· J~.i~_:_-_::-:;:::~ __ -. 
Oulpul Short·C•rcu•l Current _]~~~~ ... ~----· __ .. ·-· ___ _ . _ ....... l. -~ !__ __ ... ,, 
lnpul LoQic Threshold Low 
Output Vollage ~w•ng 
rn/\ -·1 
Oulpul Leakage Curren! (Shuldown) 
ll 
RS-232 AI oCEIVERS 
~ ~ --r------ ----;·;,.,--- -~v -1 AS-232 Input Voltage ur .. nm:11•ny ncmyu 
AS-232 Input Threshold Low Vee = 5V - --------~ ;--;----- ----- --V--1 
_:tS·2~~hrestlolcJ ~~2.~-·-------- -~-~~::_v_.____ ---_ ---j _ --~--- ·7.~ - ~v-~ l 
AS-2. I Input 1-lys!eres•s Vee :: sv a ? (.1 \ [1 v 
RS-232tnput Resistance --------- ---~~~- --3-- -~.- 1 kn 
TTL/CMOS Outpuf Volfage Low lour = 3 2mA 1 f, 2 0 ·' 
TTL/CMOS Oulpul Vollage Hogh lour ~ -I OmA I ~~~.c ~ 2 ----~ ----· _..:!_ __ , 
Sourcong VouT = GND -~- ·2 . : J l TTUCMOS Output Short-Cucwt Current - .__.. _______ ··- · -- · --·- ml\ 
Stnk•ng Vour =Vee ~ --~·~ ·- .. ·<· _ -· 1 
Normal operatiOn. outputs disabled. I ,.. r I 'I 









• +5V-Powered, Multi-Channel RS-232 Drivers/Receivers 
ELECTRICAL CHARACTERISTICS-MAX225/MAX244-MAX249 (continued) 
(MAX225 V,--:, = 5 OV ! 5%, MAX2t14-MAX249 Vcr. = -t 5 OV ! 10%, external C:lpa<.:llOrs C 1·Ct1 = li'F. T A = T 1.111~ to T MAX· unless other· 
WISC noted} 
PARAMETER CONDITIONS MIN TYP M~ UNITS 
POWER SUPPLY AND CONTROL LOGIC 




Operating Supply Voltage 
MAX244·MAX2-19 
MAX225 10 20 
No Load --------~ -, ---30-
-- -1 rnA 
40 
MAX244·MAX249 ~ j V1 r ~;uppl,· Curr<~nt {1-Jurrn<tl ()p(:r.l:ron) 
:lkU load~ pn ,\II MAX??:, 
tJ\JltnW.. MM<:'.I·~ M/•X:'.\'1 .,, 
ShuldC~wn 3uoply Cutrent 
i~' 0. ·~·2~ (: 2~l . pA lr r, = T '''" IO TMAX ----------1-·----- --
------------------- ·-
Leakage Current 
<C' 1 conuot tnout Threshold Low 




I AC CHARACTERISTICS 
~----·---·-·---------
Transtt•on .St~.-. Rate 
T r ansrn•Uer Propag<ll!On Delay 
TTL to qs-232 lf.Jormat Operat•or.l 
-~:?~~~-~------.. --·-·--
Recc•·:er P~~oagahon Oetay 
TTL to RS-232 HJorma.t Opcrai•On) 
~?~~~-· .. ·-------·-·- .. -·-
Rcce•ver Prcoaga11on Delay 
TTL 10 q$·232 I Low Po1.,..er Mode! 
Fogure 2 
[lill('rcncc: , •• :::.·rnal Occrat•on} 
---· ~~·so~~-2500~;:· R, = 3~<(1 :·) r1-n 
Vee= 5V TA: .. 2S'C 







II'H~ : t;·;•·: 
.:_~ __ j V/ps <3 
p!. 










T r tnSI1111\Cr .. t..: Prooaq.J.hon Of"ltl, 
' 
---------- ---- --jt R~cCt\ cr .. 1 :o PropagJtton Delil, t I Ph • 1 D·lfc:_:~c.=_ tUor~~~ Opc~~on~ _ _ _ 1 l'•r• 
' 
•oo r)oo 
~~Ce1.cr Ourput D•sab!P Ttmc F1oure J ton •oo ')00 i I 
t
ece"e' O"lpur Enable Tome Fogu·e 3 f[n I 
---------- ------- - --- - - --- - -- ---
MA>:>t(. ?tt9 
"">"''"<' C"'''''" ''"'" ''' [i~c~~~: c_":"'-'__:""'~_'~~~"~·1 I l W· j 
MAX225/t.1AX2 :5 MAX2~:· l(J rn~ ! 
(.nctudcs charoc (~urno s·;-·tur.") t ! 
T;Jnsmtttcr Cl•sabtc-f·~~;c--:1--- tor -----=-~=~~~ ~--=~ --= l_ ~--- --\00 =~-~= --~~ _ J 
Note 4: The 30JU m1n1murn spcc•hcahon compl1CS w•th EtN1'1A·2]2L t)ut :·,r~ ar;t:•<•! ~cs•SI<lrlC'C wt1cn m shuWown mode or Vee = 
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_________________ Typical Operating Characteristics 
MAX225/MAX244-MAX249 
10 
TRANSMITTER SLEW RATE 
vs. LOAO CAPACITANCE 
Vcc=5V 
EX1£RNAL POWER SUPPlY 





2 3 J 
lO!:· ':..PA.r.HAtlC~i ..r 1 
OUTPUT VOLTAGE 
vs. LOAO CURRENT FOR V+ ANO V· 






20C()of AI 20kMSIS \'·LOA.0£0 
\'.ANOV·LO~ 
l·lUAOW 
'i 1o) 1; ·~ JO i~ 





















r.9Uf(' 1 Transr·.~rr.• ·~·c~:l .. 1pa:•t1n Delay rmwlg 
l't;.,. 
q, \', ... 




! I ! PI r,m I 11~.~11 :~, 
I II If,~ .• 
ill Cll\: ~ 
(l!Jll'l'-; 
t: lll~·"ll'l m.m., 
'• f<o (.;_:j 
4, ·,·. • AJ'/\ • ... v: J\ 
), 
- . ~ i--
1St1cF 
j•; 





O!Jii'U11H$AAL! TIM( I~-~'' 
'• 'H II~V 
,'~ 
'•·)t -•)5V 
r:,qure :l lltYW~t''-(\;:Ou! rnaeh~ arll1 Oss.at.l/t) Tunmp 
.M.AXI.M 
:~ 
,.,. _ __/: 
;..,. 
1tl IH! 1,1:.•. ~ 
,',... .·~l i' 
·--··------





I I. __ J 
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Table 1 a. MAX225 Control Pin Configurations 
·~ ~. ~~ ~,~~~~~~11~:~~~ 
Table 1 b. MAX245 Control Pin Configurations 
- OPERATION TRANSMITIERS f RECEIVERS I ~L ENR STATUS TAHA4 ____ TBI:rsT·_~--~1-::-~.~~~~~-:~~~--~ _-_~!-~1·_f1~S _ ~1 
__ o_-+_N_or_m_a_IO_p_e_ra_li_o_n_ AIIAcuvc ___ -~~~_:~~~-~ _ __ _ -~~~-~·::~-~~----· -~~~~~:_~---·· __ 
0 j 1 Normal Operation All Active AU Ach\·r~ J ~:~~~-:~~-~~~~-;)talC: ::~~-~~~-~<-!ate ! 
-·--·i--·;-- ~-;~~~~:,~ .. ····- ~~-;.;:---- All 3 SIO!< _____ l·;~~T0.;~~~~: .. -~~~;:;~T;;~ ·- . ] 
I 1 ~:.· .qA4 3-Statc RBt-nB<l 3-Siatc 
___ _j__~---- ~~:~o_w_" _____ A113-Sta-le- _____ L:H l~to:• ... _j ::;~',~';;;:~~-~~~·- ;;~::,~,~;~:.~:~.:·;::• 
Table 1 c. MAX246 Control Pin Configurations 
I _ ~ OPERATION TRANSMITIERS ·-----~---- RECEIVERS------~ -~-- --E·N·~--- -·---=~TATus ____ =-: TA~~A~ ..... - ra1-ra4 · (---A~·RAs ____ j_ ~-f1_~-ii8s j ----~---1---~-- ~~~_9~~=~~o ___ n ____ -~~-~_'''::: ___________ l--~~~~A~_tr\···.·· _j '--t~P _ ''~_Artr~e j 
! . !lUi HU·1 ~l '<IIC 
_____ o __ L--~---~~~~:~~-"'_o~'~':~''n~-- ~~~A:vc _____ . ~~:' .'.::: ,., _ ~ ;:-~~~:::s~,';~ --~~;~.·~~~-







(j +5V-Powered1 Multi-Channel RS-232 
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Table 1 d. MAX247/248/249 Control Pin Configurations 
E'NfA I ENTB I ENRA I ENRB 




MAX247 RA 1-RA4 
-----
MAX248 RA 1-RA4 






(.1 rt I 0 I o 
0 -+j-No_r_m-ai_O_p-er_a_l•o-n-11 All Ac!.;;QTAII Aclivc ~.':'. ·------.J ___ .. ----·------I 
f. II 3-Statc. except 
nns Sl.1yS olrlrvP (JI\ 
t,1AX?.t1/ 
N•Jrmnl OpcrnltO'l 1\11 A• h\•·1 .".IJ Acllvn I Alll\rttvP 
't :o 1 ...:; .. 1 .. ~ .. -·~·--··· j Normal Operatton j ~~~=~~~~--=--L~-~~ctivc ~-~~~2~~~----- I hi! Active /-II 3-Statc. except RRS stays :'1Citvc on 1,1t..X2·17 Normal Opcrat,on 










Normal Opcrat':" Art 1\c.r,., -: . ' "i-Statc j All /•Cit;•..: I H~E stay5 act1vc on 
1 
1.~:.x2~; 
0 Normal Op~rauon 
Normill Opcrat,cn 
---t--·----- .. ----- f ':.: ::::~;;~~~~~­All Ach.::- 1 • 'VStatcl AI! 3-St:"~IC 
/~It/,~;!>.· :. • -~-·;tate I /111 .3-~~t:llr~ 
No1mal Opcraltor·. All.l :;r .• :,- :.1: l.r.trve I Alll•r.t"n 
I 
:::::: ::::::::~ .. -~:~-J;:~; ~~;; 
---- I 
-~i.IIVC I All Ar:tr·:c 
."dl :.clive I All 1 :,1;111! 
---+-·--+- ------~~<IIJ~~~~' LowPowe• 
Shu!do::--1 l 1' 11 ., :ct.O:'' :.·t 1 ' 1010 I flr·co'''" Mr.•d<: 





/,!1 :1 ~.t.r:.:-: .:o1 ·1-:;tatc I (tW l'nwt~r 
Hr•r.(·rv•·Mndr• 
All :J.StJ'(- 1 • "3-State I A!l 3-Staic 
1\11 :l-:;1:1:-:' :.1: l-'Jtatc l/\11 3 ~_;tat~ 
! ;~.:.:.~:~~~}''- ;l(;frvr> (Jrl 
[ ;_ ~~ .\;;-;~. I 
---- -----::~:~-J~s--;;;~~;~-~~;~ -
l ;::: 55 stays ¥;!rve on 
L:~_:·~~-~--~: __ -- ---!:- :.,-_[1,'(' 
1 :~~~-~-St;!~ f!;U•pt 
1 r-:;::-- :..r,)y::. .-tr.ttvt· 
{~~~::.~;--
1 !lr.·r:r:C MrJ(j(· 
I ;;:~; ,;~~~-~,;;',;,:,I:~ .. 
jt.\.'.:•,'·!7 
--~ L•)·.-~f-ower ------·· 
Rcc8r·~e Moclc 
/-11 3-State. c:<ccp! 
P:35 st,ly~ ac!tve on 
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______ Detailed Description 
The MAX220-MAX249 contain four sections: dual charge-
pump DC-DC voltage converters, RS-232 drive's. RS-232 
receivers. and receiver and transmitter enable control inputs. 
Dual Charge·Pump Voltage Converter 
The MAX220-MAX249 have two internal charge-pumps 
that converl +5V to ± 10V (unloaded) for RS-232 driv01 
opcralion. The first converter uses capacitor C 1 to·double 
the +5V input to+ 10V on C3 at the V+ oulpul. The second 
converter uses capacitor C2 to invert • lOV to - · OV on C4 
at the V- output. 
A small amount of power may be drawn frorr. the +10V 
(V+) and -10V (V-) outputs to power externa 1 circuitry 
(seo Typical Operating Characteristics), cxceol on the 
MAX225 and MAX245-MAX247, where these p•~s arc not 
available. V+ and V- are not regulated. so the output volt-
age drops with increasing load currenl. Do r"~t loacf V + 
and V- to a point that violates the minimum ±5V E1"-.'TIA-232E 
driver output voltage when sourcing current from \ 1 + and V-
to external circuitry. 
When using the shutdown feature in the '.1AX222. 
MAX225. MAX230, MAX235, MAX236. MAX24G. MAX241 
and MAX245-MAX249 avoid using V • and V · to power 
external circuitry. When these parts are shut ::iown. v. 
falls to OV, and V+ falls to +5V. For applications where a 
+ 10V external supply IS applied to tho V+ pin (•~stead ol 
using the internal charge pump to generate • 10V). t11c 
C 1 capacitor must not be installed and the SHDN pin 
must be tied to Vee· This is because V+ is inter~ally con· 
nected to Vee in shutdown mode. 
RS·232 Drivers 
The typical driver output voltage swmg is :t. SV when 
loaded with a nominal 5k0 RS-232 receiver ac.d Vee = 
+5V. Output swing is guaranteed to meet the Et-".·TIA-232E 
and V.28 specification, that calls lor ±SV minimum -:lriver out-
put levels under worst-case conditions. These 1'1Ciude a 
mimmum 3k01oad. Vee = +4.5V, and maximu'n operet-
ing temperature. Unloaded driver output volta;B ranges 
from (V+ -1.3V) to (V- +0.5V). 
fnputthresholds are both TIL and CMOS compa:1ble. The 
inputs of unused drivers can be left unconnec;ed s1nce 
400k0 input pull-up resistors to Vee are built-in The pull-
up resistors force the outputs ol unused dr· 'ers low 
because all drivers invert. The internal input pu.i-up rcs•s-
tors typically source 12J1A, except in shutdc .... n mode 
where the pull-ups are disabled. Driver outputs L:~ oil and 
enter a high-impedance state-where leakage current is 
typically microamperes (maximum 25!1A)-whe~ in shut-
down mode, in three-state mode, or when devicE power is 
removed. Outputs can be driven to± 15V. The ~o-.ver-sup­
ply current typically drops to SJ•A in shutdown me- je 
14 
The MAX239 has a rcce•ver 3-stato control hno. amf the 
tAAX223. MAX225, MAX235, MAX236, MAX240 and 
MAX241 have t:,oth a receiver 3-slate control hnc and a 
low-power shutdown control. The receiver TTL/CMOS 
outputs are in a high-impedance 3-state mode whenever 
the 3-state ENable line is high, and are also high-imped-
ance whenever tho shutdown control line is h•gh 
When in low-nower shutdown mode. the driver outputs nrn 
turned all and lhc1r leakage current IS less than 1 1•A with 
the driver output pulled to ground. The driver output lcak-
tlge remains less then 1 JtA. even if the transmitter output1s 
IJackdnven IJetwecn OV and (Vee • 6V). Below -0 5V t11c 
~ransmitter is diode clamped 10 ground wilh lkU senes 
•mpedanco. The llansm•tter is also 1cncr clamped 10 
approxirnnlely Vee + GV. with a scnes 1mpcclance ol lk!l 
Tt1c driver output slow rate is linntcd to less 1t1an 30V/ps 
as rcquirerJ by the EINTIA-232E and V 28 spccillr.nt•ons 
TyplC;'tl slew ra1cs arc 24V/tts unloaded and lOVIIt<i 
loaded with 30 and 2500pF 
RS·232 Receivers 
E1NTIA-232E and V.28 specifications define a voltage level 
greater than 3V as a logic 0, so all receivers invert. Input 
t11rosholds are set etl 0.8V and 2.4V. so receivers respond 
lo TTL level inputs as well as EINTIA-232E and V 281evclo 
TllC receiver 1nputs w•thstand an •npul ovcrvol:ngc ~~p to 
! 25V nnd prov1dc mput tcrminaling rcsislors \'lllll nonun.JI 
SkU values. The receivers implement Type 1 Jntcrplcliltlon 
olthe fault cond111ons of V.28 and EINTIA-232E 
Tt1o receiver 1npu1 hyslercsis is typ1cally O.SV with a gucu-
anteed rn1nimum of 0.2V This produces clear output Iran 
~>~liOn~; w!lh slow-rnovu1n mput s1gnals. even wtlh 
rnocJmato amounls of noise flnd r1ng,ng 1 hD rc:ce,vw 
propagallon delay is typ1cally GOOns and IS mtlcpcnclcnt 
of mput swing d1rec1ion 
Low·Power Receive Mode 
fhc low-power rcce1ve-mode leature of the MAX223 
MAX242, and MAX245-MAX249 puts the IC 11110 sl1u1<lown 
mode. but shit allows it to rcce•ve ·mtorma110n T/w; IS 
llllponant lor applications where systems are pcnodtcally 
awakened to took lor activity. Usmg low-power recc1ve 
mode, tho system can still receive a signal thai w•ll actt· 
vale tt on command and prepare •t lor commun1calton a! 
laster clala ra1os. This operation conserves system powur 
MAX243-Negative Threshold 
Tile MAX243 1S p111 compatible with the MAX232A. Clllfcrzng 
only 1n that RS-232 cable laull protection IS removed on one 
of the two receiver inputs. This means that control lines 
such as C TS and RTS can either be driven or left tlonllnn 
v:Hhout inlcrrupl!ng communication. Oillcrent cal>lcs arc not 
nr:odcdlo interlace with chflorcnt r>ieccs ol CCflllf)mcnt 
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I. 
lt1c l';n• .. : ·:uoshDic1 of the rec. .. vo~ ::tlt~out Cflblc ldt;it pro-
tcci•O:' 1!; -J BV rather than • 1 4V 1::, output goes pos1!1vo 
only d a -.; 111put is connected 10 a control hne ltlCll ·~; 
i1CI1Vl:iy c•:•:cn negnttve If not driven. •I defaults to 1110 0 or 
"OK to se~<f" state. Normally, the MAX243's other recc1ver 
( • 1 .:v wroshold) 1s used for the data line (TD or RD). 
wl1•lc· !lli: ..-.;gat1ve threshold recc1vcr 15 conncctccl 10 lh0 
con1rc·1 ,, .. ,,(Dill. DIS, CTS. RTS. 0:c) 
Otll(!f rr • ..:-mt1crs of thn RS-232 1:-:rndy unplcrncnt Uu: 
opll()tl·:Ji c.:~t>lc laull protection as specified by EIA(fiA-
:?:3:?F c..o~··.:-lhC:11ions This means ~ rccc,ver output goo:. 
luuh .-.~.-:;..-.. ~:ver •Is 1nput IS cJnvcn ne:gat1ve, fell lloatmg, 01 
short~:;::: :: ~round. The h1gh output tells I he ser•al com-
mun,ca:•t" · 5 IC to slop scncling <1tHE1 To <wo•t1 U11s. llw 
t:Ontrc:! !,· 0S lllUSI cithet bO llf1Vel Of CO!HlGCIC\i \'lllh 
llllllpt:·-- : · :m flPr>roprifliC POS!hve •.-01!aqc level 
Shutdown-MAX222·MAX242 tOn!' .. '.'-\X222. MAX235. M:,X236. MAX2,HJ. anti 
MAX:~.-:. 1 :::! rcr:civers are d•sablc:! duflng shutdtwm On 
the u.::-:223 and MAX242. lwo re:;e1vers conhr~JG to 
opor:i:c- - :1 reduced power mode wt,en the chtp IS m 
shuW:::-:. ·· Jnder these conditions. !'te propagai!C:'l jclay 
u1crr::~-·:. -~, aboul 2.5JIS lor a h!Q'i·t0-low inputtranc:,IIIOil 
A Wlu~l· ~· ·. · •.llrlown. thn rc:c~•vm nels as n CMO:, 111·.--cnc:r 
\i!J Wlllll--'- •·• :.:."!rr.~;,~;. 1 he MAX223 tu~:i M/.X?4? al!;o flJvrJ a 
ltn:nl.-t:• · ::nut enntllc mput (EN) that allows rcce1v·:-r nul-
put c-· !' · l'lllepcndcnt o! SllliN \'.'1U1 all oltlC!I tl{·:•cc~. 
~ll{J::~ ;;'·:: .liSflblcs the recCiver ouiputs 
The!,'!.;:~::·> provi(10s live transrr.•!i£":rs and live rccr:~-,.ers 
-..•Jilllf' ·: 1::- '.'.'·X?45 provtdcs len recc~ve!S and 01qn1 ;r;~ns 
IIIII((:!-·, :• ··, ChNICe!i have SCJ)i:V?i:~ 10C:01VCt an(j Jr:Jil•, 
nulh:': · ::.-·· Clllllf(ll~>- rhr: ChtHOC· j)\llllpS !lUll nt: :ulfl 
llu~ {h; .. · .lllJtdo-..vn when a log;: t~1Qh IS appherl :•_) !h(· 
I:N I ••1;,~; .. , !Ius slale. the supply current drop!-. ,,_, lc!,•. 
lh<Hl ~:.-p:. ':'lCithC fCCCIVCfS COflt1n:.J~ IO opcra10 in<: IQV/· 
1.:. pc_w,:t:·· · ·-·JC modo Onver outputs enter a h•gt'·lr.ycci-Y ancc -; ::-:- .lhrcc-stale made). c~ ttl[ MAX225. (!·· hv,:.-
I(!Cf:··.-.- ·.:rc corllrolled IJy lhc ~i'-lf'-i mpul ·~i·. !t11: 
e 
MAX_?.:: jill Ol the fCC:('I'/Qr OU!~l.IS are COillfl:'l:··:<l by 
lhe t:~:~ ":)UI, while the fi}matn:ng I\',·O receP:crs tHA~> 
:111cl ;:-~::~. ::·-3 always ttCII\'8 RAl-RA-1 a:1d R81-R~.: arc-
put I'':!:· ·.· .. :·-state mocJc ,.,tlen E~ =sa 1og1c htgt• 
Receiver and Transmitter- Etnable 
Control Inputs 
fht! •:.: •• __ :_-.:) and MAX2•15·MAX2·:~ feature tqwsnu!tr:~ 
;mel !-:;::; ....... nnatllc conlto:s 
!'Ill! r:::::.:-· • ::rs have three modes o: ooeratton tu::-sncerl 
ICCf!::(· !' '•:nnl <lC!Ive). ltHP.C·St.?:\e (diSable<!). ,1n-;-: lty.-,. 
pnwH 1-:·· -:··•:e {r~nnblccl t(:CCIVCt5 cnn1rnuc tn !,Jr;;:: •II ill 
lOW(:/ :1 ;:;: 'diC!'i) J he lf:CGIVCf cnat.lt: 1:1put:, \,lll(~. i tht~ 
M.AXI.NI 
flzll-\:·-~··:- rece1ve ancl UHC'e-state modes. The transmll· 
tm:. ~ .: . 1wo modes ol opcra11on lull-speed trnnsm11 
(nnlfl··:: :IIVO) iHid lhrcc-slaiG (drsablotJ). The trnnsmil\01 
cn.:t- ,_~ 1 -nuts also control ltlC stwtdown mode The 
dcvtc;; enters shutdown mode when all transmitters arc 
dlsatJt:;J Enabled receivers funct1on in the low-power 
rec:e:r.·:·: r,-,.Jdc when 1n sllul<lo\'.n 
l:ll)lr··, tl·-10 clelrnc lt)C r:orl!rol states Tho MAX2o1o1 has 
nn ccn:~c.t pms <.md •s not Jnc\u(lcd Ill lhcso tables 
ll1c I.'·_.•.X?46 t1as ten rCCCIVCrs anc1 e1ght clrivors w1tll two 
conw·. DillS. C'llCil controthng one Side of tho clcvice A 
loq1c ~~•;.:11 at the 1\-s•de contro!1nput {ENA) causes the lour 
A-s1dr: 'i:Cervers and drivers to go mto a three-state mode 
:;urul;-:·:, n1c 8-s1clo controlrnput (ENTI) causes the lour B-
:il{fi' r:·~.-:-r:; ami rcce1vcrs to go mto D thrcc·statc rnoclc. A~. 
111 l!w: ~.~.t../?.11~). one A-s1<1e <Hld one 8-s•dc receiver (RA!l 
<HHI n:~S) remnm achvc at nil t1rnes. The entire device rs put 
HI\(. •,· .. ::lc:wn rno<Jc when IJ'J:h the A and 8 srdos nrc d1~ 
<JIJ!QO ~T-Ti\ = ENB = +5V) 
Th0 ~.-.:.(~47 prov1cles n1nc recc1vers and et()lll dr~vors 
wn~~ ·...- ~· :ontrol p1ns Tt12 ::NRA and ENRB rcce1ver 
cr:3C -:: "'8uts each contro' ;:our rece1ver oulputs. The 
U,JT f. :- cJ ENTR tronsrn11!er :-~·li-liJie inputs each conlrol 
ltl'•' ::· .-::-::: ltu:: 11111\h recc·vcr (nBS) IS alwoys acllv<~ 
I IlL- :.·:· cnlcrs sllutclnwr: !'lode w11t1 fl IOrJIC h1qh on 
!J11111 - ~·· a111l r:i-JH'i 
lilt: !,':.·,.?·18 p10v1des c·1~h·. ~-::·cc1vers ancl crqtlt drlvu•:; 
w1:n • • .. · .:ontrol pins H1c t:r-JRA and ENRB rOCCIVCI 
cnab·£' ~-.:~uts each control tour rece1ver outputs The 
i:W.t: .::--:: ~r;:JTB transmtttcr en3ble 1nputs control lour do-
vt•f', · ·: :~. flus part doc'", n.:'lt hnvc <"n alwnys-nctrvt: 
fl' 1 .t:l.:-· :11(' C!r~VI(;f: (.:llt('f', •,'lUI(/01/111 fllOCJe CIIICJ ttelll'; 
IIHP·.'·''. :: tflto ;1 lht0C·Si;ll( r•,Q(Ip •.'.11th il IOQIC iltqh tlll 
IJillll::;··!.·;· lnctEHH3 
fh(· ~,'.'. 0:;;'.:9 prOVIdeS ICil r._:-::-.':IVCIS i!ild SIX driVCfS Wl[ll 
lo•;· : :-:·.:·! pms. Tt1e F.Nnt:: ::'ld ENR8 receiver cnabtn 
tnpu:: -: ~~ .. , control live ICC£::·-. -:::r ouiDuis. The E. NT A and 
i:'f~~t: ·· 1"Sm11tcr cnahlr: w.r. 1\s control Uuec clr1vcrs 
1!.1:~1- · ·.-.-·c 15 no atwnys-,~.::1ve rccclvCr The clCv11:t! 
0/llc:r<:. :~-vcfown mode ancJ ;:o:nsmlll~__g_o tnto~~cc­
sta~:.: ,.. :::-:: w1:h a !og1c h1gr. -:·~both ENTA and ENTB ln 
SllU!(:: :. •· ·node. active rcce1·;·::rs operate in a low-pQW(~I 
rcc·~r. ·· ···-: :ic or clata rates up to 20kbltS/s 
_____ Applications Information 
f '!J'J~.:.::-:. ~ "1lrough 25 show p1n conllgwations and typu;al 
OfX:r;::: ~;: circu1ts In apphce::ons !hat arc sensit1vc to 
po-..-:C· ..:c;Jiy no•se. Vee shou:d be dccoupled to grouncl 
WJ\!1 .-: ·::: <1Citor of !he sa111~'! 'Jtduc ct<; C 1 ancl C? con 
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DIP 
MAX245 Functional Description 
I 0 f ~ncwver ~~ 
!, A·~:i1Ue Hecc1ver~; (HA!, always .h.t!V{~) 
5 B-S•dc Reccivnr5 (!iw) always .:-~..:::,vr..>) 
H T I<HlSIIlltler~ 
4 A-S•de Transm1tters 
4 8-S1de Transm•tters 
2 Conlrol p,,s 
1 Rece,ver Enable (ENR) 
1 Transrr.•lier EnaiJie (ENT) 
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MAX246 Functional Description 
10 Receivers 
5 A-Side Receivers (RA5 al:.ays act:veJ 
5 8-Side Receivers 1 Rss a::. ays ac!lve 1 
8 T ransmiuers 
4 A-Side Transmille'S 
4 8-Side Transmiue·s 
2 Conlrol Pins 
Enable A-S•de (ENA) 
Enable 8-Side (EN8J 
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MAX247 Funclional Descriplion 
.... ,_, ..... -
: ,\ ,-... ·- nece,vc.-·~-
::, B-S _-:e r~t:?Celve•s IRB~·?. .':-ly!; clCIIV(}) 
·ap~:·· --.2rs 
-i A-S ::2 Tr.:~nsrn·::c•s 
:l 8-S :-:e Transrn·:wrs 
..: 0:1;rr :) r"\S 
rnac HP.ce•vcr l"'--S•de !ENRA) 
i.<>ac f1ece•ve• B·S•de rEiiRB) 
Fr.at- Transm•nc-· <\-S•c:e {[:~iTA) 
L··.-::· T·an5mi:w· £3-S•o·:C d-:f'-Jl Bl 
~----~ ~-- ··---~-----~-- ~-- -~·-·----------·-------------------
I : : ~I : .'. 
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PLCC 
MAX248 Functional Description 
R Rece,vc' ~; 
11 A-SICle f~ecervcrs 
4 B-S•ae R~ce;vers 
8 Transm•lle's 
4 A-SICie T•acs•l1llters 
4 8-Srde T·a:~s,mttcrs 
Control Prns 
Enable Rece•ver A-Side (ENFiAl 
Enable Rece·ver B-Side (EN-RB) 
Enable Tra"sm•ller A-Side (ENTI;, 
Enable T•aosm•l!er B-S•de (ENTB1 
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PLCC 
MAX249 Functional Description 
10 Hcce,vers 
5 A-SKie Flecr.nvf~~~ 
5 B-S•de Recc,ve" 
G I ransrn,Uers 
3 A-S1de Transm1He~s 
3 B-Side Transm•rrc•s 
•I Control P1ns 
Enable Recerver A-S•de (Ef~R/q 
Enable Receiver B-S1de (ENRB) 
Enable Transm,lle' A-S•cle !Ei~TA) 
Enable Transm,l\e• B-S•de lENT-B) 
Ftgure 25 MAX249 Pm Cc . .,i,gurat,on and Tyo,c::~l OpcrMmg Ctrcll'/ 
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__________________ Ordering Information (continued} 
PART TEMP. RANGE PIN·PACKAGE 
MAX222CPN O'C to + 70'C t8 Plastoc DIP 
MAX222CWN O'C to + 70'C t8 Wode SO 
MAX222C/D O'C to + 70'C Dice" 
MAX222EPN ·40'C 10 +05"C tO Plostoc DIP 
MAX222EWN -40'C to •85"C t8 Wode SO 
MAX222EJN _:~O<C '."._~_!!~~- ··--~~~E-~g~p·--·--··--
MAX222MJN -55~c to • t?.!l"C: Ill CU1011' 
MAX223CAt o~c to • 70QC 28 SSOP 
I MAX223CWI o•c to • 70°C ____ 3~~ so ___ __ 
t"h.O<f»?.3C/D O'C In tlO"C I_J!~~r:~ .. ~~-x~J'EAI:-- ---~:~q-1:.!·~ .ii!;··<: ~B S~iUI' 
MAX223EWI ·40"·C to • !i[>"C 2H Wille SO 
MAX225CWI o· C to • 7C"C 2ft W1cJe SO 
MAX225EWI -40'C to •85'C 28 Wo<le SO 
MAX230CPP O'C to • 70'C 20 Plastoc DIP 
MAX230CWP O"·C IC • /0°C 20Wode SO 
MAX230C/D Q<C 10 • moe DIGH' 
MAX230EPP -4Q'·C 10 +B5nC. 20 Plttsi1C DIP 
--------------
MAX230EWP -40"C lo +85"C 
MAX230EJP -4o:c 1o .. e5oc 
MIIX230MJP -55' C to 1 125"C 
MAX231CPO OOC: to • 70""C 
~Xi31CWE =={ii~~?:.:J~~~-
MAX23tCJD O'C to t 70'"G 
MAX231C/O O'C to +70'C 
MAX23tEPD ·•O'C to •8S"C 
MO\X231EWE -40:c to .. B5"C 
MAX23tEJD ·•W"'C 10 • 05uC 
MIIX23tM.ID ·55t-C to •12~l"C 
MAX232CPE O'C to +70°C 
MAX232CSE O'C to t70'C 
MAX232CWE O'C to +70'C 
MAX232C/D O'C to +70"C 
MAX232EPE ·40'C to +85"'C 
MAX232ESE -40:.C to t-85(\C 
MAX232EWE -40'C to +85'C 
MAX232EJE ·•O'C to +85'C 
MAX232MJE ·SS'C to + 125'C 
MAX232MLP ·55'C to + 125'C 
MAX232ACPE occ to +70°C 
MAX232ACSE O"C to t70"C 





14 f'I.1ShC [)tP 
1fiW1lleSO 
· -t-;,- ciriDii· -
D1ce' 




1 G Plas11c DIP 
16 Narrow SO 
t6W<dE SO 
Dice' 






16 PlaSIIC DIP 
lfi Narrow SO 
t6 Wode SO 
-~1AY.232~---o-:c~~~io~c--o~~:------· --: 
f 
MAX232AEPE -~WeC 10 +85-:C 16 PlaSitC OIP \ 
MAX232AESE -4Q<>C to +BScC 16 Narrow so··--··-· 
MAX232AEWE -40"C to •SS·'C 16 Wode SO 
MAX?.32ALI[ -·IO'"C m •85'"C IG C[RDIP 
MAX232AMJE ·SS"C to • 12~"C tfi~-·-----~1 
MAX?:12AMI.P -!iS'C 10 • t?.oo'C ?.0 I.CC 
----- ·--- . ---·--·--·-·· -·- .. -·----- -----~~-X233CI'I' --·---~~~~~o··c --·-··20 1'1;~~.:_~!!~-
MAX233Ef'P -40°C 10 •85cC 20 Plasi1C OIP 
MAX233ACflP O"C to • 70"C ?0 Pla~IIC: !)If' 
··--··-·--------· ---·----. --- .. --- ........ 
MAi:1:Cli\C:WI' O"C: !o • /()'"(: ; 10W1dl' ~lfl 
.. - --·--· ····----------~-- --·-····· 
MAf:1.J:lfl.l.l'l' -t1o··c 11, .wn: :•tJI'Ia~.,~~: llll' 
f\11\l.t':i:U,EWI' t10"C IU .w,··c; ;•OWICI<' Sf.J 
·- -------- -··-·- . -~~~~~c_:i_ _____ !!'~E.~~--~- ·-····~-~~--~~·~:~~-~~~~~~ · 
MAX224CW[ ooc 10 •70°C 1BW1cleSO 
MAX2311C!D O'C IC -70'C O•ce' 
M/\X23t.EP( ttO'·C W ~OS ~c :11 Plasl•c Oli' 
-------·-·-·--------·-- -· ··- .. ~.-1!\Y.:'~·II''.'VF ttO"·C: tr1 dl~d: 'li Wnl!; ~.;0 
-------------------------.Mi\~?2~:~~- _ .. :'~!'_<:.~:- ~~:~·_c;_ 1f~_c_;~-~~)IP 
M/\X23M.A.Il: -SS'C In • 12~>uC 16 Cf:HD!P 
. ~~~23sC£:"~~-~~-.~9~~~-~;!o ·c ---~~~~".."!.!~ ii~~~i-~l-~1' : 
MA"f:':"?rllf'Ci t10"'C: 10 .n~;·c :1tt W•tl•~ l'l:tSIII" {Ill' 
--·--------··----·--- --·-------- .. -·- ·-----·-------·--tAM'_,.,r,ro(; 
MAX/J:,Mfl(i 
40"(; \P , w,··r. 
-~~~··c 10 • 1:-'!, ·c 
:lt1 C:1•1 anu•· ~;11 
~14 C(~fi\IIUC: ~;H 
-·· ··-- ·--·-··-. 
MAX236CNG O'C 10 +Ill'(: (1•1Nnrrowf'l<l!.tlc011. 
MAX236CWG O'·C t:; • 70"'C 24 Wrde SO 
t.MX236C/D O"C !(') .. 70'C OICC' 
r.Mx:?::6HJ(1 -t10"'C t>= .ss·c ?-1 N<JrrcwPii1~:!,:: 011' 
. ·------------. -···-· . ·----- ... ---· ------------------·· . 
M.\:<:?.':oif\'V(i -t\0 ·c IC t B~l··c 711 W•<1H SO 
.. .. ... ·- - ·---
t.lf•J(.':.;r"";[nG -Hr c ~~- • fl~.,··c ;~-1 N,u,nw Cl·lll>ll · 
··-------------------------~.1AX236MfKi ·S5'"C I':: • 12~l"C 2<1 Natrow CEHOH' 
MAX237CNG O'C IC. 70'C 24 Nauow Pla$1tr: Dll' 
MAX?37CWG O'·C 10 • 70'C 24 Wode SO 
MAX237C/D O'C to • 70'C Dice• 
MAX237~1JG -t\O"C 10 +8!""~-,c 24 Narrow PlaSII~ ow· 
MAX237EWG -ttooc to .. 8~J··c 211 W1de SO 
MIIX237ERG ·40'C to +85"C 2•1 Narrcw CERDIP 
MAX237MRG ·55'C to+ 125"C 24 Narrow CERDIP 
MAX238CNG ooc 10 +70°C 24 Narrow Plaslic DIP ! 
MAX238CWG 0°C 10 +70°C 24 Wode SO 
MO\X238C/D O'C to +70'C 01ce· 
MAX?38EN(i -110-:.c 1o .as~c 24 Narrow PI<JS!1r. [)II' · 
· Co"".'<:cl fac10ry for d1ce spec,f,cartons 
MAXIM 
,-----~ 
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PART . --l'E"iiJ>-:-R"Aii"G"E ___ i>iN".PACKA"c3e -
MAX238EWG -40°C to • 85<C 24 Wode 50 
-------MIIX235ERG .40°C to • 85'C 24 Narrow CERDIP 
MAX238MHG -55oC lo + 125"C 24 Narrow CEROIP 
MAX239CNG O"C to ~ 70' C 2<1 Narrow PlaSI•C c:;~ 
-MA'X2JOC"v\~(:; -----·--o;;c.:u;-:?o;·c;-- ----24w;rl; so··----- ·· 
hi/\X239Cifl O""C IO -70'·C Doce" •, ~i:t~~~~t~---~~d~rf--- ~::~I~~~·~=: ! MJ\X?."39l7J~G -<10°C to +BS"C 24 Narrow CERO!P 
J 
·,,;-,\X;,:i~~ffici ________ fl~;n~:_lo __ , _1 ?~~ ?~. ~-:~rr_nw .. C: .. I.-il/)1;~·-· 
MAX240CMII O''C h> , /CJ'"C 44 l'la~.1a: I I' 
- ... ·- ---· - --····· -·. -····· . 
1111\X~t.tl:ttl o··<: 1r1 .to'·(: 111cn' 
~$ "M"_A.~~~!i~~~-~ ~--~ ~-0.<::::'_~cr:r;_ ___ ?~2<?1'- :~ ~-
'4o,. .. ! MO\Xc•:tCWI OoC to • 70'C 28 Wode -SO 
\_"~1~~}':..:.0'1! ___ :~ __ _E.::_~· 70'C --~--~---
\ r\1/I.Xfl.:: E•\1 t10"C: 10 • 6S"·C 20 SSOP 
l-t.1AX~~1"1i:wl·-- <10"C ''~ . g~·c ?.R w1{lr: s() 
f~.; -~~I~;t_ --·-~:~::~::~;T~~f;~;~--
l t~!0_:S:~{::\<~~: ... ---~~:..:.:.~_-s:__~~~~~0 ... ~--·-l. ~-1~-~~·:~~~~~ _ ·-· ~-~~In -~~~----_n~~-----·-··-i 1,1/I,X;',:;.>i PH t10"C lo • i-i[,·C lA Pl<lSI•:"". {)II' 






Ordering Information (continued} 
MAX243CPi: \1'(: tot 7CYC 1!) Pl<tSitC: [)tf' 
--~;\):243CSE ----- --·0·(:\r~ 0{Yi:-- --·ltl Nturow SO---
!.ii~:Q43cwE ·-------o-::c ~~-~70·-r:-- ---~{-; Y.lld~so--· 
:'-.1Ax243Ci0---o~c lc;-~7-iYC-- ~-------
16 Plast1r. DIP ~.~AX~t13EPE -4[1Y: ;n • fl:/C 
----~----. ·-··-· --------·----- ·-----------.. - -~IAX?43ESE -MI'C 10 ~ W>"C 11) N<JI(OW so 
-------------~--- ----------~- ~~:243EWE ___ ·MJ"C -'~-~~~: -------~~~~~ SO _____ _ 
'.lt~x~tt.1UI tl.O"'r. tr, • nr~··(: Ill C:Efl:OIP 








(I c: tr· '/(I i 
.\o•l:t'' •ll'.l 
:)"f:tr• ,l(n 





.\IJ l"t;l'•tlr· I HI" 
I k: ~: ' 
.:o r-:,,..,11'- Dlf> 
-----
.•.v .. ;Qt.[JLPL ,liy c :r.1 , tv:·'; 




rrr, tr:, 1o·c D•ct::' 
- -------- --·-·-
·Hl' c tc; 1 f6. C tl.O Plnst1c 011' 
------ ------·--·----------- --
1)'·!; !(i I f0""{; •10 J•t:l~.JII. [)If' 
- --·--------





._,;,x;J,~flf • JIJ 
.\(d; IO I fi~"C tl.Q f'l.:l.SI•C [)JP 
·-------···---
o~c to .?o·c 4" PLCC 
()""(:to tlll'C D•r.t-' 
----------~··-------·· 
t:{J""t; !fJ tfl~.··c; -1<11'tCC 
MAX249C:(Jil o··c tCI • 10 <: ..,., l'l cc 
. ------·------------------~-·-·-- -----~-~::_~L49E9!..:_ __ ~0"C ~~~C~---~~11LC_c_: _______ _ 
















MAX231, MAX232 and MAX233 
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CONNECT SU35-'lATE TOV• 
M,JXItrl Cc1nn()l <1SSUtn!0 ''.:·5:>0nSI/ltflly fnt liS£• or :"!lly C>f(.ll'l'l 
""f1hl'd .•3.t~'lll tf!San ~: ·• •· r•g/1{ I•> CIJ.1n(J•' tllr r ,,,:11•1•~· .,,,., ~;'•' d.,-,; 
;i! •• 
MAX230 and MAX234-239, MAX240. MAX241 
·: ',':. •. '\/ t.~t•.t.:' VI 1-.-\/'lf:' 
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CMOS Programmable Peripheral Interface 
Features 
• Radiation Hardened 
- Total Dose >105 RAD (Si) 
- Transient Upset <108 RAD (Si)/s 
- Latch Up Free EPI-CMOS 
• Low Power Consumption 
- IDDSB = 20J,LA 
• Pin Compatible with NMOS 8255A and the Harris 82C55A 
• High Speed, No "Wait State" Operation with 5MHz HS-80C86RH 
• 24 Programmable 1/0 Pins 
• Bus-Hold Circuitry on All I/O Ports Eliminates Pull-Up Resistors 
• Direct Bit Set/Reset Capability 
• Enhanced Control Word Read Capability 
• Hardened Field, Self-Aligned, Junction Isolated CMOS Process 
• Single 5V Supply 
• 2.0mA Drive Capability on All 1/0 Port Outputs 
• Military Temperature Range: -55°C to +125°C 
Description 
The Harris HS-82C55ARH is a high performance, radiation hardened 
CMOS version of the industry standard 8255A and is manufactured using a 
hardened field, self-aligned silicongate CMOS process. It is a general 
purpose programmable 1/0 device which may be used with many different 
microprocessors. There are 24 1/0 pins which are organized into two 8-bit 
and two 4-bit ports. Each port may be. programmed to function as either an 
input or an output. Additionally, one of the 8-bit ports may be programmed 
for bi-directional operation,and the two 4-bit ports can be programmed to 
provide ·handshaking capabilities. The high performance; radiation 
hardness, and industry standard configuration of the HS-82C55ARH make 
it compatible with the HS-80C86RH radiation hardened microprocessor. 
Static CMOS circuit design insures low operating power. Bus hold circuitry 
eliminates the need for pull-up resistors. The Harris hardened field CMOS 
process results in performance equal to or greater than existing radiation 
resistant products at a fraction of the power. 
Ordering Information 
PART NUMBER TEMPERATURE PACKAGE 
HS1-82C55ARH-Q 40 Lead SBDIP 
HS1-82C55ARH-8 40 Lead SBDIP 
HS 1-82C55ARH/Sample 40 Lead SBDIP 
Pinout 
40 LEAD CERAMIC DUAL-IN-LINE 
METAL SEAL PACKAGE (SBDIP) 
MIL-STD-1835 CDIP2-T40 
TOP VIEW 
PA3 l"':j '4o PA4 ~ 1:::: PA2 ~ '39 PAS PA1 3 ~ PAS 
~ ~ PAO 4 ~ PA7 
RD r.;: ~ WR s ~ 
cs 7 ~ RESET 
GND 7 ~ DO 
A1 i ;; 01 33 
j ~ AO fz 02 
== = PC7 1V 31 03 
PCS ~ F.; 04 30 
PCS 1 ~ OS 
PC4 1 
;;; OS 28 
~ 
PCO 1 ffJ 07 
PC1 1 ~ VDD 
PC2 1 
;;; PB7 ~ 
PC3 1 24 PBS 
PBO 1 :;; 23 PBS 
PB1 1 
;;: 
PB4 ~ PB2 ~ PB3 
Pin Description 
PIN DESCRIPTION 
D7- DO Data Bus (Bi-Directional 
RESET Reset Input 
cs Chip Select 
RD Read Input 
WR Write Input 
AO-A1 Port Address 
PA7- PAO Port A (Bit) 
PB&- PBO Port B (Bit) 
PC?- PCO Porte (Bit) 
VDD +5 volts 
GND 0 volts 
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C Handling Procedures 
Copyright© Harris Corporation 1995 
Spec Number 518060 




SYMBOL NUMBERS TYPE 
PA0-7 1-4, 37-40 110 
PB0-7 18-25 110 
PC0-3 14-17 110 
PC4-7 10-13 110 
D0-7 27-34 110 
VDD 26 I 
GND 7 I 
cs 6 I 
RD 5 I 
WR 36 I 
AO and A1 8, 9 I 

































Port A: General purpose 110 Port. Data direction and mode is determined by the contents 
of the Control Word. 
Port B: General purpose 110 port. See Port A. 
Port C (Lower): Combination 110 port and control port associated with Port B. See Port A. 
Port C (Upper): Combination 110 Port and control port associated with Port A. See Port A. 
Bidirectional Data Bus: Three-State data bus enabled as an input when CS and WR are 
low and as an output when CS and RD are low. 
VDD: The +SV power supply pin. A 0.1f.lF capacitor between pins 26 and 7 is recommend-
ed for decoupling. 
Ground. 
Chip Select: A "low" on this input pin enables the communication between the 
HS-82C55ARH and the CPU. 
Read: A "low" on this input pin enables the HS-82C55ARH to send the data or status 
information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 
HS-82C55ARH. 
Write: A "low" on this input pin enables the CPU to write data or control words into the 
HS-82C55AR H. 
Port Select 0 and Port Select 1: These input signals, in conjunction with the RD and WR 
inputs, control the selection of one of the three ports or the control word registers. They are 
normally connected to the Least Significant Bits of the address bus (AO and A1 ). 
Reset: A "high" on this input clears the control register and all ports (A, B, C) are set to the 
input mode. "Bus hold" devices internal to the HS-82C55ARH will hold the 110 port inputs 
to a logic "1" state with a maximum hold current of 400flA. 
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Spec Number 518060 
Specifications HS-82C55ARH 
Absolute Maximum Ratings 
Supply Voltage ..................................... +7.0V 
Input, Output or 1/0 Voltage ............. VSS-0.3V to VDD+0.3V 
Storage Temperature Range ................. -65°C to +150°C 
Junction Temperature ............................... +175°C 
Lead Temperature (Soldering 10s) .................... +300°C 
ESD Classification ................................ Class 1 
Reliability Information 
Thermal Resistance aJA 
SBDIP Package. . . . . . . . . . . . . . . . . . . . 40°C/W 
Maximum Package Power Dissipation at +125°C Ambient 
SBDIP Package .................................. 1.25W 
If device power exceeds package dissipation capability, provide heat 
sinking or derate linearly at the following rate: 
SBDIP Package ............................... 25.0mW/C 
CAUTION: Stresses above those listed in "Absolute Maximum Ratings- may cause permanent damage to the device. This is a stress only rating and operation 
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied 
Operating Conditions 
Operating Voltage Range ..................... +4.5Vto +5.5V Input Low Voltage .............................. OVto +0.8V 
Operating Temperature Range ................ -55°C to +125°C Input High Voltage ........................ VDD -1.5V to VDD 
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS 
LIMITS 
GROUP A 
PARAMETER SYMBOL CONDITIONS SUBGROUP TEMPERATURE MIN MAX UNITS 
TIL Output High Voltage VOH1 VDD = 4.5V, 10 = -2.5mA, 1, 2, 3 -55°C, +25°C, 3.0 v 
VIN = OV, 4.5V +125°C 
CMOS Output High Volt- VOH2 VDD = 4.5V, 10 = -100)1A, 1, 2, 3 -55°C, +25°C, VDD- - v 
age VIN = OV, 4.5V +125°C 0.4 
Output Low Voltage VOL VDD = 4.5V, 10 = 2.5mA, 1. 2, 3 -55°C, +25°C, - 0.4 v 
VIN = OV, 4.5V +125°C 
Input Leakage Current Ill or IIH VDD = 5.5V, VIN = OV, 5.5V 1, 2, 3 -55°C, +25°C, -1.0 1.0 !lA 
+125°C 
Output Leakage Current IOZL or VDD = 5.5V, VIN = OV, 5.5V 1. 2, 3 -55°C, +25°C. -10 10 llA 
IOZH +125°C 
Input Current Bus Hold IBHH VDD = 4.5V or 5.5V, 1. 2, 3 -55°C, +25°C, -800 -60 llA 
High VIN = 3.0V (See Note 1) +125°C 
Ports A, B, C 
Input Current Bus Hold IBHL VDD = 4.5V or 5.5V, 1, 2. 3 -55°C, +25°C, 60 800 !lA 
Low VIN = 1.0V (See Note 2) +125°C 
Port A 
Standby Power Supply IDDSB VDD = 5.5V, 10 = OmA, 1. 2, 3 -55°C, +25°C, 20 llA 
Current VIN =GND or VDD +125°C 
Darlington Drive Voltage VDAR VDD = 4.5V, 10 = -2.0mA, 1, 2, 3 -55°C, +25°C, 3.9 v 
VIN = GND or VDD +125°C 
Functional Tests FT VDD = 4.5V and 5.5V, 7,8A,8B -55°C. +25°C. 
VIN_= GND orVDD, +125°C 
f= 1MHz 
Noise Immunity Functional FN VDD = 5.5V, VIN = GND or 7,8A,8B -55°C, +25°C, 
Test (Note 4) VDD- 1.5Vand +125°C 
VDD = 4.5V, VIN = 0.8V or 
VDD 
NOTES: 
1. IBHH should be measured after raising VIN and then lowering to 3.0V. 
2. IBHL should be measured after lowering VIN to VSS and then raising to 0.8V. 
3. No internal current limiting exists on the Port Outputs. A resistor must be added externally to limit the current. 
4. For VIH (VDD = 5.5V) and VIL (VDD = 4.5V) each of the following groups is tested separately with all other inputs using VIH = 2.6V. 
VIL = 0.4V: PA. PB. PC, Control Pins (Pins 5, 6. 8, 9, 35, 36). 
Spec Number 518060 
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TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS TA = -55°C to +125°C 
LIMITS 
SUB-
PARAMETER SYMBOL CONDITIONS GROUPS TEMPERATURE MIN MAX UNITS 
READ 
Address Stable Before TAVRL VDD = 4.5, S.SV 9, 10, 11 -55°C,+25°C,+125°C 0 ns 
RD 
Address Stable After RD TRHAX VDD = 4.5, S.SV 9,10,11 -55°C,+25°C,+125°C 0 ns 
RD Pulse Width TRLRH VDD = 4.5, S.SV 9, 10, 11 -55°C, +25°C, +125°C 250 ns 
Data Valid From RD TRLDV VDD = 4.5, 5.5V 9, 10, 11 -55°C,+25°C,+125°C 200 ns 
Data Float After RD TRHDX VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 10 ns 
Time Between RDs and/ TRWHRWI.. VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 300 ns 
orWRs 
WRITE 
Address Stable Before TAVWL VDD = 4.5, 5.5V 9, 10, 11 -55°C,+25°C,+125°C 0 ns 
WR 
Address Stable After WR TWHAX VDD = 4.5, 5.5V, 9, 10, 11 -55°C, +25°C, +125°C 20 - ns 
Ports A and B 
VDD = 4.5, 5.5V, 9, 10, 11 -55°C, +25°C, +125°C 100 . ns 
Port C 
WR Pulse Width TWLWH VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 100 ns 
Data Valid to WR High TDVWH VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 100 - ns 
Data Valid After WR High TWHDX VDD = 4.5, S.SV, 9, 10, 11 -55°C, +25°C, +125°C 30 ns 
Ports A and 8 
VDD = 4.5, 5.5V, 9, 10, 11 -55°C, +25°C, +125°C 100 
Port C 
OTHER TIMINGS 
WR = 1 to Output TWHPV VDD = 4.5, S.SV 9, 10, 11 -55°C, +25°C, +125°C 350 ns 
Peripheral Data Before TPVRL VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 0 - ns 
RD 
Peripheral Data After RD TRHPX VDD = 4.5, 5.5V 9, 10, 11 -55°C,+25°C,+125°C 0 - ns 
ACK Pulse Width TKLKH VDD = 4.5, S.SV 9, 10, 11 -55°C, +25°C, +125°C 200 ns 
STB Pulse Width TSLSH VDD = 4.5, 5.5V 9, 10,11 -55°C, +25°C, +125°C . 100 ns 
Peripheral Data Before TPVSH VDD = 4.5, S.SV 9, 10, 11 -55°C.+25°C,+125°C 20 ns 
STB High 
Peripheral Data After TSHPX VDD = 4.5. 5.5V 9, 10, 11 -55°C,+25°C,+125°C 50 ns 
STB High 
ACK = 0 to Output TKLPV VDD = 4.5. 5.5V 9, 10, 11 -55°C, +25°C, +125°C 175 ns 
ACK = 1 to output Float TKHPZ VDD = 4 5. 5.5V 9. 10, 11 ·55°C, +25°C. +125°C 10 ns 
Spec Number 518060 
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TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS TA = -55°C to +125°C (Continued) 
LIMITS 
SUB-
PARAMETER SYMBOL CONDITIONS GROUPS TEMPERATURE MIN MAX UNITS 
WR = 1 to OBF = 0 TWHOL VDD = 4.5, 5.5V 9, 10,11 -55°C, +25°C, +125°C 150 ns 
ACK = 0 to OBF = 1 TKLOH VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 150 ns 
STB = 0 to IBF = 1 TSLIH VDD = 4.5, 5.5V 9,10,11 -55°C, +25°C, +125°C 150 ns 
RD = 1 to IBF = 0 TRHIL VDD = 4.5, 5.5V 9, 10,11 -55°C, +25°C, +125°C 150 ns 
RD = 0 to INTR = 1 TRLNL VDD = 4.5, 5.5V 9,10,11 -55°C, +25°C, +125°C 200 ns 
STB = 1 t INTR = 1 TSHNH VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 150 ns 
ACK = 1 to INTR = 1 TKHNH VDD = 4.5, 5.5V 9,10,11 -55°C, +25°C, +125°C - 150 ns 
WR = 0 to INTR = 0 TWLNL VDD = 4.5, 5.5V 9, 10,11 -55°C, +25°C, +125°C 200 ns 
RESET Pulse Width TRSHRSL VDD = 4.5, 5.5V 9, 10, 11 -55°C, +25°C, +125°C 500 - ns 
(Note 2) 
NOTES: 
1. AC's tested at worst case VDD, guaranteed over full operating range. 
2. Period of initial RESET pulse after power-on must be at least 50J.LS. Subsequenct RESET pulses may be 500ns minimum. 
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS 
--
LIMITS 
PARAMETER SYMBOL CONDITIONS TEMPERATURE MIN MAX UNITS 
Input Capacitance CIN VDD =Open, f = 1 MHz, All TA .= +25°C 10 pF 
measurements referenced to 
device ground 
110 Capacitance CliO VDD =Open, f = 1M Hz, All TA = +25°C 20 pF 
measurements referenced to 
device ground 
Data Float After RD TRHDX VDD = 4.5V and 5.5V -55°C < TA < +125°C 75 ns 
ACK = 1 to Output Float TKHPZ VDD = 4.5V and 5.5V -55°C < TA < +125°C 250 ns 
NOTE: The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameter,s are 
characterized upon initial design release and upon design changes which would affect these characteristics 
TALBE 4. POST 100K RAD ELECTRICAL PERFORMANCE CHARACTERISTICS 
See +25°C limits in Table 1 and Table 2 for Post RAD limits (Subgroups 1, 7, 9) 
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TABLE 5. BURN-IN DELTA PARAMETERS (+25°C) 
PARAMETER SYMBOL DELTA LIMITS 
Static Current IDDSB ±10)1A 
Input Leakage Current Ill, IIH ±200nA 
Output Leakage Current IOZL, IOZH ±21J.A 
Low Level Output Voltage VOL ±80mV 
TTL Output High Voltage VOH1 ±600mV 
CMOS Output High Voltage VOH2 ±150mV 
TABLE 6. APf'LICABLE SUBGROUPS 
GROUP A SUBGROUPS 
CONFORMANCE MIL-STD-883 RECORDED RECORDED 
GROUP METHOD TESTED FOR -Q FOR-Q TESTED FOR -8 FOR -8 
Initial Test 100%5004 1, 7, 9 1 (Note 2) 1. 7. 9 
Interim Test 100%5004 1, 7, 9,/l. 1, !:>.(Note 2) 1. 7, 9 
PDA 100%5004 1, 7, .1. 1, 7 
Final Test 100%5004 2, 3,8A,8B, 10,11 2, 3, 8A, 88. 10. 11 
Group A (Note 1) Sample 5005 1,2,3, 7,8A,88,9, 10,11 - 1,2,3,7,8A.88,9, 
10, 11 
Subgroup 85 Sample 5005 1,2,3, 7,8A,88,9, 10, 11,.1. 1, 2, 3,.1-(Note 2) N/A 
Subgroup 86 Sample 5005 1, 7, 9 N/A 
Group C Sample 5005 N/A N/A 1,2,3,7.8A.88,9, 
10, 11 
Group D Sample 5005 1' 7, 9 - 1' 7, 9 
Group E. Subgroup 2 Sample 5005 1, 7, 9 - 1. 7. 9 
NOTES: 
1. Alternate Group A testing in accordance with MIL-STD-883 method 5005 may be exercised. 
2. Table 5 parameters only 
Spec Number 518060 
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HS-82C55ARH 
Harris Space Level Product Flow -Q 
Wafer Lot Acceptance (All Lots) Method 5007 
(Includes SEM) 
GAMMA Radiation Verification (Each Wafer) Method 1019, 
2 Samplesi\/Vafer, 0 Rejects 
100% Die Attach 
100% Nondestructive Bond Pull, Method 2023 
Sample - Wire Bond Pull Monitor, Method 2011 
Sample - Die Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Condition A 
CSI and/or GSI PreCap (Note 6) 
100% Temperature Cycle, Method 1010, Condition C, 
10 Cycles 
100% Constant Acceleration, Method 2001, Condition per 
Method 5004 
100% PIND, Method 2020, Condition A 
100% External Visual 
1 00% Serialization 
100% Initial Electrical Test (TO) 
100% Static Bum-In 1, Condition A or 8, 72 Hours Min, 
+125°C Min. Method 1015 
NOTES: 
100% Interim Electrical Test 1 (T1) 
100% Delta Calculation (TO-T1) 
1 00% P DA 1 , Method 5004 (Note 1 ) 
100% Dynamic Burn-In, Condition D, 240 Hours, +125°C or 
Equivalent, Method 1015 
100% Interim Electrical Test 2(T2) 
1 00% Delta Calculation (TO-T2) 
100% PDA 2. Method 5004 (Note 1) 
100% Final Electrical Test 
100% Fine/Gross Leak, Method 1014 
100% Radiographic (X-Ray), Method 2012 (Note 2) 
100% External Visual, Method 2009 
Sample - Group A Method 5005 (Note 3) 
Sample- Group 8, Method 5005 (Note 4) 
Sample- Group D, Method 5005 (Notes 4 and 5) 
100% Data Package Generation (Note 7) 
CSI and/or GSI Final (Note 6) 
1. Failures from subgroup 1, 7 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the 
failures from subgroup 7. 
2. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004. 
3. Alternate Group A testing may be performed as allowed by MIL·STD-883, Method 5005. 
4. Group 8 and D inspections are optionai and will not be performed unless required by the P.O. When required, the P.O. should include 
separate line items for Group 8 Test, Group 8 Samples. Group D Test and Group D Samples. 
5. Group D Generic Data, as defined by MIL·I-38535, is optional and will not be supplied unless required by the P.O. When required, the 
P.O. should include a separate line item for Group D Generic Data. Generic data is not guaranteed to be available and is therefore not 
available in all cases. 
6. CSI and/or GSI inspections are optional and will not be performed unless required by theP.O. When required. the P.O. should include 
separate line items for CSI PreCap inspection, CSI final inspection, GSI PreCap inspection, and/or GSI final inspection. 
7. Data Package Contents: 
• Cover Sheet (Harris Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Harris Part Number, Lot Number. Quantity). 
• Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage. 
• GAMMA Radiation Report. Contains Cover page, disposition. Rad Dose, Lot Number, Test Package used, Specification Numbers, Test 
equipment, etc. Radiation Read and Record data on file at Harris. 
• X-Ray report and film. Includes penetrometer measurements. 
• Screening, Electrical, and Group A attributes (Screening attributes begin after package seal). 
• Lot Serial Number Sheet (Good units serial.number and lot number). 
• Variables Data (All Detta operations). Data is identified by serial number. Data header includes lot number and date of test. 
• Group 8 and D attributes and/or Generic data is included when required by the P.O. 
• The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed 
by an authorized Quality Representative 
Spec Number 518060 
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HS-82C55ARH 
Harris Space Level Product Flow -8 
GAMMA Radiation Verification (Each Wafer) Method 1019, 
2 Samples/\/Vafer, 0 Rejects 
100% Die Attach 
Periodic- Wire Bond Pull Monitor, Method 2011 
Periodic- Die Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Condition B 
CSI an/or GSI PreCap (Note 5) 
100% Temperature Cycle, Method 1010, Condition C, 
10 Cycles 
1 00% Constant Acceleration, Method 2001 , Condition per 
Method 5004 
100% External Visual 
100% Initial Electrical Test 
NOTES: 
100% Dynamic Burn-In, Condition D. 160 Hours, +125°C or 
Equivalent, Method 1015 
100% Interim Electrical Test 
100% PDA, Method 5004 (Note 1) 
100% Final Electrical Test 
100% Fine/Gross Leak, Method 1 014 
100% External. Visual, Method 2009 
Sample - Group A, Method 5005 (Note 2) 
Sample - Group B. Method 5005 (Note 3) 
Sample- Group C. Method 5005 (Notes 3 and 4) 
Sample- Group D. Method 5005 (Notes 3 and 4) 
100% Data Package Generation (Note 6) 
CSI and/or GSI Final (Note 5) 
1. Failures from subgroup 1, 7 are used for calculating PDA. The maximum allowable PDA 
= 5%. · 
2. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005. 
3. Group B. C and D inspections are optional and will not be performed unless required by the P.O
. When required, the P.O. should include 
separate line items for Group B Test, Group C Test, Group C Samples, Group D Test and Gr
oup D Samples. 
4. Group C and/or Group D Generic Data, as defined by MIL-1-38535, is optional and will not
 be supplied unless required by the P.O. When 
required, the P.O. should include a separate line item for Group C Generic Data and/or Grou
p D Generic Data. Generic data is not guar-
anteed to be available and is therefore not available in all cases. 
5. CSI and/or GSI inspections are optional and will not be performed unless required by the
 P.O. When required, the P.O. should include 
separate line items for CSI PreCap inspection, CSI final inspection, GSI PreCap inspection.
 and/or GSI final inspection. 
6. Data Package Contents: 
• Cover Sheet {Harris Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code. Harris Part Numbe
r, Lot Number, Quantity). 
• GAMMA Radiation Report. Contains Cqver page, disposition, Rad Dose. Lot Number, Test P
ackage used. Specification Numbers. Test 
equipment, etc. Radiation Read and Record data on file at Harris. 
• Screening, Electrical, and Group A attributes (Screening attributes begin after package seal). 
• Group B. C and D attributes and/or Generic data is included when required by the P.O. 
• The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Bo
ok. The Certificate of Conformance is signed 
by an authorized Quality Representative. 
AC Test Circuit 
FROM OUTPUT 
UNDER TEST 
• Includes stray and jig capacitance 
TEST CONDITIONS DEFINITION TABLE 
V1 R1 R2 











V 1.5V *, ______ ,7'fii:. 1.5V 
NOTE: AC Testing: All parameters tested as per test circuits. Input 
rise and fall times are driven at 1V/ns. 






FIGURE 1. MODE 0 (BASIC INPUT} 












NOTE: Any sequence where WR occurs before ACK and STB occurs 
before RD is permissible. 
9 
FIGURE 2. MODE 0 (BASIC OUTPUT} 
FIGURE 4. MODE 1 (STROBED OUTPUT} 






FIGURE 6. WRITE TIMING 
ITRHDX 
DATA BUS :;::: HIGH IMPEDANCE :::::::::::::: VALID ;: HIGH IMPEDANCE 
FIGURE 7. READ TIMING 
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Burn-In Circuits 
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STATIC CONFIGURATION DYNAMIC CONFIGURATION 
NOTES: NOTES: 
1. VDD = 6.0V±O. 5% 1. VDD = 6.0V ± 5% for Burn-In 
2. IDD <SOOJ.LA 2. VDD = 5.0V ± 5% for Life Test 
3. TA Min= +125°C 3. All resistors are 10K!l ± 5% 
4. -0.3V 5 VIL 5 0.8V 
5. VDD - 1.0V 5 VIH 5 VDD 
6. IDO < 5mA 
7. FO = 1OKHz, 50% Duty cycle 
8. F1 = F0/2; F2 = F1/2; F3 = F2/2; F4 = F3/2 ... F7 = F6/2 
9. TA Min= +125°C 
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1. VDD = 5.5V 




The HS-82C55ARH is a programmable peripheral interface 
designed to allow microcomputer systems to control and 
interface with all types of peripheral devices.lt has the 
ability to generate and respond to all asynchronous hand-
shaking signals necessary to transfer data to and from 
peripheral devices, and it can also interrupt the processor 
when a peripheral needs servicing. These capabilities allow 
the HS-82C55ARH to be used in an unlimited number of 
applications including EXTERNAL SYSTEM CONTROL, 
ASYNCHRONOUS DATA TRANSFER, and SYSTEMS 
MONITORING. 
Data Bus Buffer 
This tri-state bidirectional 8-bit buffer is used to interface the 
HS-82C55ARH to the system data bus (see Figure 8). Data 
is transmitted or received by the buffer upon execution of 
input or output instructions by the CPU. Control words and 











FIGURE 8. BLOCK DIAGRAM DATA BUS BUFFER, READ/WRITE, 
GROUP A AND B CONTROL LOGIC FUNCTIONS 
Read/Write and Control Logic 
The function of this block is to manage all of the internal and 
external transfer of both Data and Control or Status words. It 
accepts inputs from the CPU Address and Control busses 
and in turn. issues commands to both of the Control Groups. 
Group A and Group 8 Controls 
The functional configuration of each port is programmed by 
the systems software. In essence. the CPU writes a control 
word to the HS-82C55ARH. The control word contains infor-
mation such as "mode". "bit set". "bit reset", etc. that initial-
izes the functional configuration of the HS-82C55ARH. 
Each of the Control blocks (Group A and Group B) accepts 
"commands" from the Read/Write Control Logic. receives 
"control words" from the internal data bus and issues the 
proper commands to its associated ports. 
Control Group- Port A and Port C upper (C7- C4) 
Control Group- Port Band Port C lower (C3- CO). 
12 
Ports A, 8, C 
The HS-82C55ARH contains three 8-bit ports (A, Band C). 
All can be configured to a wide variety of functional 
characteristics by the system software but each has its own 
special features or "personality" to further enhance the 
power and flexibility of the HS-82C55ARH. 
Port A One 8-bit data output latch/buffer and one 8-bit data 
input latch. Both "pull-up" and "pull-down" bus hold 
devices are present on Port A. See Figure 9A. 
Port B One 8-bit data input/output latch/buffer and one 8-
bit data input buffer. See Figure 9B. 
Port C One 8-bit data output latch/buffer and one 8-bit data 
input buffer (no latch for input). This port can be 
divided into two 4-bit ports under the mode control. 
Each 4-bit port contains a 4-bit latch and can be used 
for the control signal outputs and status signa I inputs 














FIGURE 9. 110 PORT CONFIGURATION 
Operational Description 
Control Word 
The data direction and mode of Ports A. B and C are 
determined by the contents of the Control Word. See Figure 
11. The Control Word can be both written and read as shown 
in Table 1 and 2. During write operations. the function of the 
Control Word being written is determined by data bit D7. If 
07 is low, the data on DO - D3 will set or reset one of the bits 
of Port C. See Figure 12. During read Operations. the 
Spec Number 518060 
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Control Word will always be in the fonnat illustrated in Figure TABLE3. 
11 with Bit 07 high to indicate Control Word Mode lnfonna- A1 AO RD WR cs DISABLE FUNCTION 
tion. 
X X X X 1 Data Bus - 3-State 
I ADDRESS BUS ( X X 1 1 0 Data Bus - 3-State 
} CONTROL BUS l 
J DATA BUS \ CONTROL WORD 




"'C ,. "'Il ,.. LJ I PORT C (LOWER) 1 =INPUT 0= OUTPUT 
RD,WR D7-DO AO -A1 PORTS 
i cs 1 =INPUT 0= OUTPUT 
MODEO- 8 ~ A MODE SELECTION 
0 =MODE 0 
~ ~ J. ~ ~ ~ ~ ~ 1 =MODE 1 
8 110 4 vo 4 1/0 8 vo 
..; 7 ~ 7 ..; 7 '< 7 I GROUP A 




8 c A PORTA 
I 
I III 1 =INPUT * IIII * 
0= OUTPUT 
MODE SELECTION 
00 =MODE 0 
01 =MODE 1 
1X = MODE2 
PB7- PBO CONTROL CONTROL PA7- PAO 
ORVO ORUO 
T 
MODE SET FLAG 
1 =ACTIVE 
MODE2 B c A 
J. ~ J. FIGURE 11. 
MODE SET CONTROL WORD FORMAT 
1!1-
8 110 8 BIDIREC-TIONAL Mode Selection 
..; 7 "7 PB7~PBO 110 COtlTROL PA7- PAO There are three basic modes of operation that can be selected by the system software: 
FIGURE 10. BASIC MODE DEFINITIONS& BUS INTERFACE Mode 0 - Basic Input/Output 
TABLE 1. 
Mode 1 - Strobed Input/Output 
Mode 2- Bidirectional Bus 
INPUT OPERATION 
A1 AO RD WR cs (READ) When the RESET input goes "high''. all ports will be set to 
the input mode with all 24 port lines held at the logic "one" 
0 .o 0 1 0 Port A - Data Bus level by internal bus hold devices. After reset, the HS-
0 1 0 1 0 Port B - Data Bus 82C55ARH can remain in the input mode with no additional 
1 0 0 1 0 Port C - Data Bus 
initialization required. This eliminates the need for pullup or 
pulldown resistors in all CMOS designs. During the 
1 1 0 1 0 Control Word - Data Bus execution of the system program. any of the other modes 
may be selected using a single output instruction. This 
allows a single HS-82C55ARH to service a variety of 
TABLE2. peripheral devices with a simple software maintenance 
OUTPUT OPERATION routine. 
- -A1 AO RD WR cs (WRITE) The modes for Port A and Port B can be separately defined 
0 0 1 0 0 Data Bus - Port A while Port C is divided into two portions as required by the 
0 1 1 0 0 Data Bus - Port B 
Port A and Port B definitions. All of the output registers. 
including the status register. will be reset whenever the 
1 0 1 0 0 Data Bus - Port C mode is changed. Modes may be combined so that their 
1 1 1 0 0 Data Bus -Control Word 
functional definition can be "tailored" to almost any 110 struc-
ture. For instance: Group 6 can be programmed in Mode 0 
to monitor simple switch closings or display computational 
results. Group A could be programmed in Mode 1 to monitor 
a keyboard or tape recorder on an interrupt-driven basis 
Spec Number 518060 
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HS-82C55ARH 
The mode definitions and possible mode combinations may 
seem confusing at first but after a cursory review of the 
complete device operation a simple, logical 1/0 approach will 
surface. The design of the HS-82C55ARH has taken into 
account things such. as efficient PC board layout, control 
signal definition vs PC layout and complete functional 
flexibility to support almost any peripheral device with no 
external logic. Such design represents the maximum use of 
the available pins. 
CONTROL WORD 
ID71D61Dsl 041 D31 D21D11Dol 
BIT SETIRESET ! ! ! L_ 1 =SET 0 =RESET 
----
DON'T BIT SELECT 
CARE 
0 1 2 3 4 5 6 7 
0 1 0 1 0 1 0 1 BO 
0 0 1 1 0 0 1 1 B1 
0 0 0 0 1 1 1 1 B2 
BIT SETIRESET FLAG 
0 =ACTIVE 
FIGURE 12. BIT SETIRESET CONTROL WORD FORMAT 
Single Bit/Set/Reset Feature 
Any of the eight bits of Port C can be Set or Reset using a 
single OUTput instruction. See Figure 12. This feature 
reduces software requirements in control-based 
applications. 
Interrupt Control Functions 
V\n1en the HS-82C55ARH is programmed to operate in 
Mode 1 or Mode 2, control signals are provided that can be 
used as interrupt request inputs to the CPU. The interrupt 
request signals, generated from Port C, can be inhibited or 
enable by setting or resetting the associated INTE flip-flop, 
using the Bit Set/Reset function of Port C. 
This function allows the programmer to enable or disable a 
CPU interrupt by a specific 1/0 device without affecting any 
other device in the interrupt structure. 
INTE Flip-Flop Definition: 
(BIT-SET)- INTE is SET- Interrupt enable. 
(BIT-RESET) -INTE is RESET- Interrupt disable. 
NOTE: All mask flip-flops are automatically reset during 
mode selection and device Reset. 
Operating Modes 
Mode 0 (Basic Input/Output) 
This functional configuration provides simple input and out-
put operations for each of the three ports. No handshaking it 
required, data is simply written to or read from a specific 
port. 
Mode 0 Basic Functional Definitions: 
• Two 8-bit ports and two 4-bit ports 
• Any port can be input or output 
• Outputs are latched 
• Inputs are not latched 
• 16 different Input/Output configurations possible 
FIGURE 13. MODE 0 (BASIC INPUn 
D7 -DO 
CS, A1, AO 
FIGURE 14. 
Spec Number 518060 
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Mode 0 Port Definition 
A B 
D4 D3 D1 DO 
0 0 0 0 
0 0 0 1 
0 0 1 0 
0 0 1 1 
0 1 0 0 
0 1 0 1 
0 1 1 0 
0 1 1 1 
1 0 0 0 
1 0 0 1 
1 0 1 0 
1 0 1 1 
1 1 0 0 
1 1 0 1 
1 1 1 0 
1 1 1 1 
Mode 0 Configurations 
CONTROL WORD t#J 












CONTROL WORD #2 
D7 D6 D5 04 D3 D2 D1 00 







14 D7 -DO 
I 
B 18 I 
HS-82C55ARH 
GROUP A GROUP B 
PORTA PORT C (UPPER) NO. PORTS PORT C (LOWER) 
Output Output 0 Output Output 
Output Output 1 Output Input 
Output Output 2 Input Output 
Output Output 3 Input Input 
Output Input 4 Output Output 
Output Input 5 Output Input 
Output Input 6 Input Output 
Output Input 7 Input Input 
Input Output 8 Output Output 
Input Output 9 Output Input 
Input Output 10 Input Output 
Input Output 11 Input Input 
Input Input 12 Output Output 
Input Input 13 Output Input 
Input Input 14 Input Output 
Input Input 15 Input Input 
CONTROL WORD #1 
D7 D6 05 D4 D3 D2 D1 DO 
l 1 jojojojojojol 1 1 
A 
_~8 
I PA7- PAO PA7 -PAO 
,4 
, PC7-PC4 PC7 -PC4 
D7 -DO c 
,4 
# PC3- PCO PC3 -PCO 
B 
,a 
, PB7- PBO PB7 -PBO 
CONTROL WORD #3 
D7 06 05 D4 D3 D2 01 DO 
l 1 lojojojojojqq 
A 
,s 
, PA7- PAO PA7- PAO 
07-00 
,4 
c{ I 14 
, 
PC7- PC4 PC7- PC4 
PC3- PCO PC3 • PCO 
B 
,s 
I PB7- PBO PB7- PBO 
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Mode 0 Configurations (Continued) 
CONTROL WORD #4 
07 D6 05 04 03 D2 01 DO 











CONTROL WORD #6 
07 D6 D5 04 03 02 01 DO 










CONTROL WORD #8 











CONTROL WORD #1 0 














CONTROL WORD #5 




A I PA7- PAO 
PC7-PC4 
,4 
I PC7 • PC4 




PB7- PBO B 
,8 
I PB7 • PBO 
CONTROL WORD #7 
D7 06 05 04 03 02 D1 DO 
l1lololol1lol1111 






PC3- PCO PC3 • PCO 
07 -DO c 
,4 
I 
PB7 • PBO PB7 • PBO B 
,s 
I 
CONTROL WORD #9 
D7 06 05 04 03.02 D1 DO 
l1lolol1lololol11 




PC3 • PCO 
PC7 -PC4 






PB7 • PBO PB7 • PBO B 
,s 
-1 
CONTROL WORD #11 
07 06 05 04 03 02 01 DO 
111olol11olol1111 












PB7- PBO PB7 -PBO 8 
,a 
T 
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HS-82C55ARH 
Mode 0 Configurations (Continued) 
CONTROL WORD #12 
D7 D6 05 D4 03 D2 D1 DO 











CONTROL WORD #14 





















This functional configuration provides a means for transfer-
ring 110 data to or from a specified port in conjunction with 
strobes or "handshaking" signals. In Mode 1, Port A and Port 
B use the lines on Port C to generate or accept these "hand-
shaking" signals. 
Mode 1 Basic Functional Definitions: 
• Two Groups (Group A and Group B) 
CONTROL WORD #13 











CONTROL WORD #15 
07 D6 05 D4 D3 D2 D1 DO 




















A "high" on this output can be used to interrupt the CPU 
when an input device is requesting service. INTR is set by 
the rising edge of STB and reset by the falling edge of RD. 
This procedure allows an input device to request service 
from the CPU by simply strobing its data into the port. 
INTEA 
Controlled by Bit Set/Reset of PC4. 
INTE B 
• Each group contains one 8-bit port and one 4-bit control/ Controlled by Bit Set/Reset of PC2. 
data port. MODE 1 (PORT A) MODE 1 (PORT B) 
• The 8-bit data port can be either input or output. Both 
inputs and outputs are latched. 
• The 4-bit port is used for control and status of the 8-bit 
port. 
Input Control Signal Definition 
STB (Strobe Input) 
A "low" on this input loads data into the input latch. 
IBF (Input Buffer Full F/F) 
A "high" on this output indicates that the data has been 
loaded into the input latch; in essence, an acknowledgment. 
IBF is set by STB input being low and is reset by the rising 
edge of the RD input. 
17 
CONTROL WORD 
D7 D6 D5 D4 D3 D2 01 DO 





D7 D6 D5 04 03 02 01 DO 
11 @XIXLX] 1 11 KJ 
FIGURE 15. MODE 1 INPUT 




FIGURE 16. MODE 1 (STROBED INPUn 
Output Control Signal Definition 
OBF (Output Buffer Full F/F) 
The OBF output will go "low" to .indicate that the CPU has 
written data out to the specified port. This does not mean 
valid data is sent out of the port at this time since OBF can 
go true before data is available. Data is guaranteed valid at 
the rising edge of OBF. See Note 1. The OBF F/F will be set 
by the rising edge of the WR input and reset by ACK input 
being low. 
ACK (Acknowledge Input) 
A "low" on this input informs the HS-82C55ARH that the data 
from Port A or Port 8 is ready to be accepted. In essence, a 
response from the peripheral device indicating that it is 
ready to accept data. See Note 1. 
INTR (Interrupt Request) 
A "high" on this output can be used to interrupt the CPU 
when an output device has accepted data transmitted by the 
CPU. INTR is set by the rising edge of ACK and reset by the 
falling edge ofWR. 
MODE 1 (PORT A) 
CONTROL WORD 
D7 D6 D5 D4 D3 D2 01 DO 




MODE 1 (PORT B) 
CONTROL WORD 
07 06 05 04 03 D2 01 DO 
11 LXIXJ>® 1 1 o lXI 
FIGURE 17. MODE 1 OUTPUT 
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INTEA 
Controlled by Bit Set/Reset of PC6. 
INTE B 
Controlled by Bit Set/Reset of PC2. 
FIGURE 18. MODE 1 (STROBED OUTPUn 
NOTE: 
1. To strobe data into the peripheral device, the user must operate 
the strobe line in a hand shaking mode. The user needs to send 
OBF to the peripheral device, generate an ACK from the periph-
eral device and then latch data into the peripheral device on the 
rising edge of OBF. 
Combinations of Mode 1: Port A and Port 8 can be individu-
ally defined as input or output in Mode 1 to support a wide 
vari_ety of strobed 1/0 applications. 
PORT A (STROBED INPUT) 
PORT B (STROBED OUTPUT) 
CONTROL WORD 
07 06 05 D4 03 02 D1 DO 




PORT A (STROBED OUTPUT) 
PORT B (STROBED INPUT) 
CONTROL WORD 
D7 06 D5 04 D3 D2 D1 DO 




FIGURE 19. COMBINATIONS OF MODE 1 
Spec Number 518060 
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Operating Modes 
MODE 2 (Strobed Bidirectional Bus 1/0) 
The functional configuration provides a means for communi-
cating with a peripheral device or structure on a single 8-bit 
bus for both transmitting and receiving data (bidirectional 
bus 1/0). "Handshaking" signals are provided to maintain 
proper bus flow discipline similar to MODE 1. Interrupt gen-
eration and enable/disable functions are also available. 
Mode 2 Basic Functional Definitions: 
• Used in Group A only. 
• One 8-bit, bidirectional bus port (Port A) and a 5-bit control 
. port (Port C). 
• Both inputs and outputs are latched. 
• The 5-bit control port (Port C) is used for control and 
status for the 8-bit, bidirectional bus port (Port A). 
Bidirectional Bus 1/0 Control Signal Definition 
INTR (Interrupt Request) 
A high on this output can be used to interrupt the CPU for 
both input or output operations. INTR will be set either by the 
rising edge of ACK (INTE 1 = 1) or the rising edge of STB 
(INTE2 = 1 ). INTR will be reset by the falling edge of WR (if 
previously set by the rising edge or ACK), the falling edge of 
RD (if previously set by the rising edge of STB), or the falling 
edge of WR when immediately following a low RD pulse or 
the falling edge of RD when immediately following a low WR 
pulse (if previously set by the rising edges of both ACK and 
STB). 
0 utput 0 perations 
OBF (Output Buffer Full) 
The OBF output will go "low" to indicate that the CPU has 
written data out to Port A. 
ACK (Acknowledge) 
A "low" on this input enables the tri-state output buffer of Port 
A to send out the data. Otherwise, the output buffer will be in 
the high impedance state. 
INTE 1 (The INTE Flip-Flop Associated with OBF) 
Controlled by Bit Set/Reset of PC6. 
Input Operations 
STB (Strobe Input) 
A "low" on this input loads data into the input latch. 
IBF (Input Buffer Full F/F) 
A "high" on this output indicates that data has been loaded 
into the input latch. 
INTE 2 (The INTE Flip-Flop Associated with IBF) 
Controlled by Bit Set/Reset of PC4. 
19 
CONTROL WORD 









0 =MODE 0 
1 =MODE 1 
FIGURE 20. MODE CONTROL WORD 




NOTE: Any sequence where WR occurs before ACK and STB occurs 
before R D is permissible. 
FIGURE 22. MODE 2 (BIDIRECTIONAL) 
Spec Number 518060 
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MODE DEFINITION SUMMARY 
MODEO MODE 1 MODE2
 
IN OUT IN OUT GROU
P A ONLY 
PAO In Out In 
Out 
AP1 In Out In 
Out 
PA2 In Out In 
Out 
PA3 In Out In 
Out 
PA4 In Out In 
Out 
PAS In Out In 
Out 
PA6 In Out In 
Out 
PA7 In Out In 
Out 
PBO In . Out In 
Out 
PB1 In Out In 
Out 
PB2 In Out In 
Out 
PB3 In Out 





Mode 0 or 
Mode 1 Only 
PBS In Out In 
PB6 In Out In 
PB7 In Out In 
PCO In Out INTR B 
PC1 In Out IBF8 
PC2 In Out ST88 
PC3 In Out INTRA 
PC4 In Out ST8A 
PCS In Out 18FA 
PC6 In Out 
PC7 In Out 
Special Mode Combination Considerations 
There are several combinations of modes possible. For any 
combination, some or all of Port C lines·are used for control 
or status. The remaining bits are either inputs or outputs as 
defined by a "Set Mode" command. 
During a read of Port C, the state of all the Port C lines, 
except the ACK and STB lines, will be placed on the data 
bus. In place of the ACK and STB line states, flag status will 
appear on the data bus in the PC2, PC4, and PC6 bit 
positions as illustrated by Figure 25. 
Through a "Write Port C" command, only the Port C pins pro-
grammed as outputs in a Mode 0 group can be written. No 
other pins can be affected by a "Write Port C" command, nor 
can the interrupt enable flags be accessed. To write to any 
Port C output programmed as an output in a Mode 1 group 
or to change an interrupt enable flag, the "Set/Reset Port C 


















06 OS D4 D3 D2 D1 
GROUP A GROUP 8 
OUTPUT CONFIGURATION 
D6 DS D4 D3 02 D1 
GROUP A GROUP 8 
FIGURE 23. MODE 1 STATUS WORD FORMAT 
D6 DS D4 D3 D2 D1 
With a "Set/Reset Port C Bit" command, any Port C line 
programmed as an output (including IBF and OBF) can be 
written, or an interrupt enable flag can be either set or reset 
Port C lines programmed as inputs, including ACK and STB 
lines, associated with Port C fare not affected by a "Set/ 
Reset Port C Bit" command. Writing to the corresponding 
Port C bit positions of the ACK and STB lines with the "Set! 
Reset Port C Bit" command will affect the Group A and 
Group B interrupt enable flags, as illustrated in Figure 25. 
I OBFA IINTE1 IIBFA IINTE2 I INTRA I X X 
GROUP A GROUP B 
NOTE: (Defined by Mode 0 or Mode 1 Selection) 
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Current Drive Capability 
Any output on Port A, B or C can sink or source 2.5mA. This 
feature allows the 82C55A to directly drive Darlington type 
drivers and high-voltage displays that require such sink or 
source current. · 
Reading Port C Status (Figures 23 and 24) 
In Mode 0, Port C transfers data to or from the peripheral 
device. Vvhen the 82C55A is programmed to function in 
Modes 1 or 2, Port C generates or accepts "hand shaking" 
signals with the peripheral device. Reading the contents of 
Port C allows the programmer to test or verify the "status" of 
each peripheral device and change the program flow 
accordingly. 
21 
There is no special instruction to read the status information 
from Port C. A normal read operation of Port C is executed 
to perform this function. 
INTERRUPT ALTERNATE PORT C 
ENABLE FLAG* POSITION PIN SIGNAL (MODE) 
INTE B PC2 ACKB (Output Mode 1) or 
STBB (Input Mode 1) 
INTEA2 PC4 STBA (Input Mode 1 or 
Mode 2) 
INTE A1 PC6 ACKA (Output Mode 1 or 
Mode 2) 
FIGURE 25. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2 
Spec Number 518060 
Metallization Topology 
DIE DIMENSIONS: 
3420~m x 4350~ x 485J.Lm ± 25J.Lm 
METALLIZATION: 
Type: AI!Si 
Thickness: 11 kA ± 2kA 
GLASSIVATION: 
Type: Si02 
Thickness: akA± 1 kA 
WORST CASE CURRENT DENSITY: 
7.7 x 104 Alcm2 
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